MAXM17546

4.5V to 42V, 5A High-Efficiency, DC-DC Step-Down Power Module with Integrated Inductor

General Description

The Himalaya series of voltage regulator ICs and power modules enable cooler, smaller and simpler power supply solutions. The MAXM17546 is an easy-to-use, step-down power module that combines a switching power supply controller, dual n-channel MOSFET power switches, fully shielded inductor, and the compensation components in a low-profile, thermally-efficient system-in-package (SiP).

The device operates over a wide input voltage range of 4.5V to 42V and delivers up to 5A continuous output current with excellent line and load regulation over an output-voltage range of 0.9V to 12V. The high level of integration significantly reduces design complexity, manufacturing risks, and offers a true plug-and-play power supply solution, reducing time-to-market.

The device can be operated in the pulse-width modulation (PWM), pulse-frequency modulation (PFM), or discontinuous conduction mode (DCM) control schemes.

The MAXM17546 is available in a low-profile, highly thermal-emissive, compact, 29-pin, 9mm x 15mm x 4.32mm SiP package that reduces power dissipation in the package and enhances efficiency. The package is easily soldered onto a printed circuit board and suitable for automated circuit board assembly.

Applications

- Test and Measurement Equipment
- Distributed Supply Regulation
- FPGA and DSP Point-of-Load Regulator
- Base-Station Point-of-Load Regulator
- HVAC and Building Control


Benefits and Features

- Reduces Design Complexity, Manufacturing Risks, and Time-to-Market
 - Integrated Synchronous Step-Down DC-DC Converter
 - · Integrated Inductor
 - Integrated FETs
 - · Integrated Compensation Components
- Saves Board Space in Space-Constrained Applications
 - Complete Integrated Step-Down Power Supply in a Single Package
 - Small Profile 9mm x 15mm x 4.32mm SiP Package
 - Simplified PCB Design with Minimal External BOM Components
- · Offers Flexibility for Power-Design Optimization
 - Wide Input-Voltage Range from 4.5V to 42V
 - Output-Voltage Adjustable Range from 0.9V to 12V
 - Adjustable Frequency with External Frequency Synchronization (100kHz to 2.2MHz)
 - PWM, PFM, or DCM Current-Mode Control
 - · Programmable Soft-Start
 - Auxiliary Bootstrap LDO for Improved Efficiency
 - Optional Programmable EN/UVLO
- Operates Reliably in Adverse Industrial Environments
 - · Integrated Thermal Protection
 - · Hiccup Mode Overload Protection
 - RESET Output-Voltage Monitoring
 - Ambient Operating Temperature Range (-40°C to +125°C) / Junction Temperature Range (-40°C to +150°C)

Ordering Information appears at end of data sheet.



Typical Application Circuit



Absolute Maximum Ratings

IN to PGND	0.3V to +48V	EXTVCC to PGND	0.3V to +26V
EN/UVLO, SS to SGND	0.3V to +48V	OUT to PGND (V _{IN} ≤16V)	0.3V to (V _{IN} + 0.3V)
LX to PGND	0.3V to (V _{IN} + 0.3V)	OUT to PGND (V _{IN} > 16V)	0.3V to 16V
BST to PGND	0.3V to +53V	Output Short-Circuit Duration	Continuous
BST to LX	0.3V to +6.5V	Operating Temperature Range	40°C to 125°C
BST to V _{CC}	0.3V to +48V	Junction Temperature (Note 1)	+150°C
FB, CF, RESET, MODE/SYNC, RT	to SGND0.3V to +6.5V	Storage Temperature Range	55°C to 150°C
DL, V _{CC} to PGND	0.3V to +6.5V	Soldering Temperature (reflow)	+240°C
SGND to PGND	-0.3V to +0.3V		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 29-PIN SiP				
Package Code	L29915#1			
Outline Number	21-100177			
Land Pattern Number	90-100055			
THERMAL RESISTANCE, FOUR-LAYER BOARD (Note 2)				
Junction to Ambient (θ _{JA})	24°C/W			

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Note 2: Package thermal resistance is measured on an evaluation board with natural convection.

Electrical Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = OPEN (450kHz), V_{PGND} = V_{SGND} = V_{MODE/SYNC} = 0V, LX = SS = \overline{RESET} = CF = DL = V_{CC} = OUT = open, V_{EXTVCC} = 0V, V_{BST} to V_{LX} = 5V, V_{FB} = 1V, T_{A} = -40^{\circ}C to +125^{\circ}C, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.$ All voltages are referenced to SGND, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS MIN TYP		MAX	UNITS		
INPUT SUPPLY (V _{IN})							
Input-Voltage Range	V _{IN}		4.5		42	V	
Input-Shutdown Current	l _{IN_SH}	V _{EN/UVLO} = 0V, (Shutdown mode)		11	16	μA	
	I _{Q_PFM}	MODE/SYNC = open		128		μA	
Input-Quiescent Current	IQ_DCM	DCM Mode		1.27	2		
input-Quiescent Current	I _{Q_PWM}	PWM Mode, no load, V _{OUT} = V _{EXTVCC} = 5V		18		mA	
ENABLE/UNDERVOLTAGE LOCKOUT (EN/UVLO)							
EN/UVLO Threshold	V _{ENR}	V _{EN/UVLO} rising	1.185	1.215	1.245	V	
EN/OVLO Tilleshold	V _{ENF}	V _{EN/UVLO} falling	1.06 1.09	1.12]		
Enable Pullup Resistor	R _{ENP}	Pullup resistor between IN and EN/UVLO pins	3.15	3.32	3.45	ΜΩ	

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = OPEN (450kHz), V_{PGND} = V_{SGND} = V_{MODE/SYNC} = 0V, LX = SS = \overline{RESET} = CF = DL = V_{CC} = OUT = open, V_{EXTVCC} = 0V, V_{BST} to V_{LX} = 5V, V_{FB} = 1V, T_{A} = -40^{\circ}C to +125^{\circ}C, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.$ All voltages are referenced to SGND, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
LOW DROPOUT (INLDO)			,			•	
V _{CC} Output-Voltage	.,	6V < V _{IN} < 42V, I _{VCC} = 1mA	4.75	5	5.25	.,	
Range	V _{CC}	1mA < I _{VCC} < 45mA	4.75	5	5.25	V	
V _{CC} Current Limit	I _{VCC_MAX}	V _{CC} = 4.3V, V _{IN} = 7V	50	90	150	mA	
IN to V _{CC} Dropout	V _{CC_DO}	V _{IN} = 4.5V, I _{VCC} = 45mA			0.4	V	
\/	V _{CC_UVR}	V _{CC} rising	4.1	4.2	4.3	.,	
V _{CC} UVLO	V _{CC_UVF}	V _{CC} falling	3.7	3.8	3.9	V	
LOW DROPOUT (EXTVCC)							
EXTVCC Operating- Voltage Range			4.84		24	V	
EXTVCC Switch-Over		Rising	4.56	4.7	4.84	.,	
Voltage		Falling	4.33	4.45	4.6	V	
EXTVCC to V _{CC} Dropout	V _{EXT} VCC DO	V _{EXTVCC} = 5V, I _{EXTVCC} = 45mA			0.6	V	
EXTVCC Current Limit	I _{EXTVCC_MAX}	V _{CC} = 4.3V, EXTVCC = 8V	45	85	140	mA	
SOFT-START (SS)		,				1	
Charging Current	I _{SS}	V _{SS} = 0.5V	4.7	5	5.3	μΑ	
OUTPUT SPECIFICATIONS	•						
Line-Regulation Accuracy		V _{IN} = 6.5V to 42V, V _{OUT} = 5V		0.1		mV/V	
Load-Regulation Accuracy		Tested with I _{OUT} = 0A to 5A at V _{OUT} = 5V		6		mV/A	
CD Degulation Valtage	V _{FB_REG}	MODE/SYNC = SGND or MODE = V _{CC}	0.8875	0.9	0.9135	V	
FB-Regulation Voltage		MODE/SYNC = OPEN	0.8875	0.915	0.936	V	
FB Input-Bias Current	I _{FB}	0 < V _{FB} < 1V	-75		+75	nA	
FB Undervoltage Trip Level to Cause Hiccup	V _{FB_HICF}		0.55	0.58	0.61	V	
HICCUP Timeout				32768		Cycles	
MODE/SYNC PIN							
	V _{M_DCM}	MODE/SYNC = V _{CC} (DCM Mode)	V _{CC} - 0.6				
MODE Threshold	V _{M PFM}	MODE/SYNC = OPEN (PFM mode)	V _{CC} / 2		V		
	V _{M_PWM}	MODE/SYNC = GND (PWM mode)			0.6		
SYNC Frequency-	_	f _{SW} set by R _{RT}	1.1 x		1.4 x	kHz	
Capture Range		1944 201 23 1 1/K1	f _{SW}		f _{SW}	IN IZ	
SYNC Pulse Width			50			ns	
SYNC Threshold	V _{IH}		2.0			v	
STING THESHOLD	V _{IL}				8.0	v	

Electrical Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = OPEN (450kHz), V_{PGND} = V_{SGND} = V_{MODE/SYNC} = 0V, LX = SS = \overline{RESET} = CF = DL = V_{CC} = OUT = open, V_{EXTVCC} = 0V, V_{BST} to V_{LX} = 5V, V_{FB} = 1V, T_{A} = -40^{\circ}C to +125^{\circ}C, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.$ All voltages are referenced to SGND, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CURRENT LIMIT							
Average Current-Limit Threshold	I _{AVG_LIMIT}			6.75		А	
RT PIN							
		R _{RT} = 196KΩ	90	100	110		
Switching Frequency	f _{SW}	R _{RT} = open	420	450	480	kHz	
		$R_{RT} = 7.5k\Omega$	1950	2200	2450		
Minimum On-Time	t _{ON(MIN)}			114	160	ns	
Minimum Off-time	t _{OFF(MIN)}		140		160	ns	
LX Dead Time	t _{DT}			22		ns	
RESET PIN							
RESET Output-Level Low		I _{RESET} = 10mA			400	mV	
RESET Output-Leakage Current		V _{RESET} = 5.5V	-100		100	nA	
V _{OUT} Threshold for RESET Assertion	V _{OUT_OKF}	V _{FB} falling	90.4	92.5	94.6	%	
V _{OUT} Threshold for RESET Deassertion	V _{OUT_OKR}	V _{FB} rising	93.4	95.5	97.7	%	
RESET Deassertion Delay after FB Reaches 95% Regulation				1024		Cycles	
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold		Temperature Rising		165		°C	
Thermal-Shutdown Hystersis				10		°C	

Note 3: Electrical specifications are production tested at T_A = + 25°C. Specifications over the entire operating temperature range are guaranteed by design and characterization.


Typical Operating Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)




Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)




Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)









STEADY-STATE SWITCHING WAVEFORMS $(V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 25mA$ PFM MODE, MODE = OPEN)






STEADY-STATE SWITCHING WAVEFORMS $({\rm V_{IN}=24V,\,V_{OUT}=5V,\,I_{OUT}=5A}\\ {\rm PWM\,MODE,\,MODE=SGND})$





STEADY-STATE SWITCHING WAVEFORMS $(V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 100mA)$




Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)









POWER-UP AND DOWN THROUGH EN/UVLO








POWER-UP AND DOWN THROUGH EN/UVLO


Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)


POWER-UP AND DOWN THROUGH EN/UVLO $(V_{\rm IN}=24V,\ V_{\rm OUT}=5V,\ I_{\rm OUT}=5A$ PWM MODE, MODE = SGND)




POWER-UP WITH 2.5V BIAS (V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 0A PWM MODE, MODE = SGND)




LOAD TRANSIENT (V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 0A TO 2.5A PWM MODE, MODE = SGND)




POWER-UP AND DOWN THROUGH EN/UVLO $({\rm V_{IN}}=24{\rm V, V_{OUT}}=3.3{\rm V, I_{OUT}}=5{\rm A}$ PWM MODE, MODE = SGND)



POWER-UP WITH 2.5V BIAS $(V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 0A$ PWM MODE, MODE = SGND)





LOAD TRANSIENT





Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)
















Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)







2µs/div


10V/div


 V_{LX}

SYNC FREQUENCY AT 630kHz










Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	V _{CC}	5V LDO Output. The V_{CC} is bypassed to PGND internally through a 2.2 μ F capacitor. Do not connect any external components to the V_{CC} pin.
2	RESET	Open-Drain RESET Output. The RESET output is driven low if FB drops below 92% of its set value. RESET goes high 1024 clock cycles after FB rises above 95% of its set value.
3	RT	Switching Frequency Programming Pin. Connect a resistor from RT to SGND to set the regulator's switching frequency. Leave RT open for the default 450kHz frequency.
4	SGND	Analog Ground.
5	CF	Compensation Pin. Connect a 2.2pF capacitor from CF to FB.
6	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the OUT to SGND to set the output voltage.
7	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time.
8	EN/UVLO	Enable/Undervoltage-Lockout Input. Connect a resistor from EN/UVLO to SGND to set the UVLO threshold. By default, the module is enabled with the EN/UVLO pin open.

MAXM17546


4.5V to 42V, 5A High-Efficiency, DC-DC Step-Down Power Module with Integrated Inductor

Pin Description (continued)

PIN	NAME	FUNCTION
9, 28	IN	Power-Supply Input. Decouple to PGND with a capacitor; place the capacitor close to the IN and PGND pins.
10, 14-21, 27	PGND	Power Ground
11	EXTVCC	External Power Supply Input for the Internal LDO. Applying a voltage between 4.7V and 24V at the EXTVCC pin bypasses the internal LDO and improves efficiency.
12	BST	Boost Flying Capacitor Node. Internally a 0.1µF is connected from BST to LX. Do not connect any external components to the BST pin.
13	LX	Switching Node. Leave unconnected; do not connect any external components to the LX pin.
22-25	OUT	Regulator Output Pin. Connect a capacitor from OUT to PGND.
26	DL	Gate Drive for Low-Side MOSFET. Do not connect any external components to the DL pin.
29	MODE/SYNC	MODE Pin Configures the Part to Operate in PWM, PFM, or DCM Modes of Operation. Leave MODE unconnected for PFM operation (pulse skipping at light loads). Connect MODE to SGND for constant frequency PWM operation at all loads. Connect MODE to V _{CC} for DCM operation. The device can be synchronized to an external clock using this pin. See the MODE/SYNC setting section for more details.
EP1, EP2, EP3	_	Exposed Pad. Create a large copper plane below the module connecting EP1, EP2, and EP3 to improve heat dissipation capability. PGND and SGND are shorted through this plane.

Functional Diagrams

Internal Diagram



Detailed Description

The MAXM17546 is a high-efficiency, high-voltage, synchronous step-down module with dual-integrated MOSFETs that operates over a 4.5V to 42V input, and supports a programmable output voltage from 0.9V to 12V, delivering up to 5A current. Built-in compensation for the entire output-voltage range eliminates the need for external components. The feedback (FB) regulation accuracy over -40°C to +125°C is ±1.5%.

The device features a peak-current-mode control architecture. An internal transconductance-error amplifier produces an integrated error voltage at an internal node that sets the duty cycle using a PWM comparator, a highside current-sense amplifier, and a slope-compensation generator. At each rising edge of the clock, the high-side MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected. During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as its current ramps down and provides current to the output. The device features a MODE/SYNC pin that can be used to operate the device in PWM, PFM, or DCM control schemes and to synchronize the switching frequency to an external clock. The device integrates adjustable-input undervoltage lockout, adjustable soft-start, open-drain RESET, auxiliary bootstrap LDO, and DL-to-LX short-detection features.

Mode Selection (MODE)

The logic state of the MODE/SYNC pin is latched when V_{CC} and EN/UVLO voltages exceed the respective UVLO rising thresholds and all internal voltages are ready to allow LX switching. If the MODE/SYNC pin is open at power-up, the device operates in PFM mode at light loads. If the MODE/SYNC pin is grounded at power-up, the device operates in constant-frequency PWM mode at all loads. Finally, if the MODE/SYNC pin is connected to V_{CC} at power-up, the device operates in constant frequency DCM mode at light loads. State changes on the MODE/SYNC pin are ignored during normal operation.

PWM-Mode Operation

In PWM mode, the inductor current is allowed to go negative. PWM operation provides constant frequency operation at all loads, and is useful in applications sensitive to changes in switching frequency. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM and DCM modes of operation.

PFM-Mode Operation

The PFM mode of operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 2A (typ) every clock cycle until the output rises to 102.3% of the nominal voltage. Once the output reaches 102.3% of the nominal voltage, both the highside and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101.1% of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to minimize quiescent current. After the output falls below 101.1% of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102.3% of the nominal output voltage. The advantage of the PFM mode is higher efficiency at light loads because of lower quiescent current drawn from the supply. The disadvantage is that the output-voltage ripple is higher compared to PWM or DCM modes of operation and switching frequency is not constant at light loads.

DCM-Mode Operation

DCM mode of operation features constant frequency operation down to lighter loads than PFM mode, by not skipping pulses but only disabling negative inductor current at light loads. DCM operation offers efficiency performance that lies between PWM and PFM modes

Linear Regulator

The MAXM17546 has two internal low-dropout (LDO) regulators that powers $V_{CC}.$ During power-up, when the EN/UVLO pin voltage is above the true shutdown voltage, then the V_{CC} is powered from INLDO. When V_{CC} voltage is above the V_{CC} UVLO threshold and EXTVCC voltage is greater than 4.7V (typ) the V_{CC} is powered from EXTVCC LDO. Only one of the two LDOs is in operation at a time depending on the voltage level present at EXTVCC. Powering V_{CC} from EXTVCC increases efficiency at higher input voltages. EXTVCC voltage should not exceed 24V.

Typical V_{CC} output voltage is 5V. Internally V_{CC} is bypassed with a $2.2\mu F$ ceramic capacitor to PGND. See the <u>Electrical Characteristics</u> table for the current limit details for both the regulators. In applications where the buck converter output is connected to the EXTVCC pin, if the output is shorted to ground, then the transfer from EXTVCC LDO to INLDO happens seamlessly without any impact on the normal functionality.

Setting the Switching Frequency (RT)

The switching frequency of the MAXM17546 can be programmed from 100kHz to 2.2MHz by using a resistor connected from RT to SGND. The switching frequency (f_{SW}) is related to the resistor connected at the RT pin (R_{RT}) by the following equation:

$$R_{RT} \cong \frac{19 \times 10^3}{f_{SW}} - 1.7$$

where R_{RT} is in $k\Omega$ and f_{SW} is in kHz. Leaving the RT pin open causes the device to operate at the default switching frequency of 450kHz. See the <code>Electrical Characteristics</code> table for RT resistor value recommendations for a few common frequencies.

Operating Input-Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$\begin{split} V_{IN(MIN)} &\cong \frac{V_{OUT} + \left(I_{OUT(MAX)} \times 0.038\right)}{1 - \left(f_{SW(MAX)} \times t_{OFF(MAX)}\right)} + \left(I_{OUTMAX} \times 0.075\right) \\ &V_{IN(MAX)} = \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON(MIN)}} \end{split}$$

where V_{OUT} is the steady-state output voltage, $I_{OUT(MAX)}$ is the maximum load current, $f_{SW(MAX)}$ is the maximum switching frequency, $t_{OFF(MAX)}$ is the worst-case minimum switch off-time (160ns), and $t_{ON(MIN)}$ is the worst-case minimum switch on-time (160ns).

The <u>Component Selection Table</u>, <u>Table 1</u> provides the operating input-voltage range and the optimum switching-frequency range for the different selected output voltages.

External Frequency Synchronization

The internal oscillator of the MAXM17546 can be synchronized to an external clock signal on the MODE/SYNC pin. The external synchronization clock frequency must be between 1.1 x f_{SW} and 1.4 x f_{SW}, where f_{SW} is the frequency programmed by the RT resistor. When an external clock is applied to the MODE/SYNC pin, the internal oscillator frequency changes to the external clock frequency (from the original frequency based on the RT setting) after detecting 16 external clock edges. The converter operates in PWM mode during synchronization operation. When the external clock is applied to the MODE/SYNC pin, the mode of operation changes to PWM from the initial state

of PFM/DCM. When the external clock is removed on-fly then the internal oscillator frequency changes to the RT set frequency and the converter still continues to operate in PWM mode. The minimum external clock pulse-width high should be greater than 50ns. See the MODE/SYNC section in the Electrical Characteristics table for details.

DL-to-OUT Short Detection

In MAXM17546, DL and OUT pins are adjacent to each other. To prevent damage to the low-side FET in case the DL pin is shorted to the OUT pins, the DL-to-OUT short detection feature has been implemented. If the MAXM17546 detects that the DL pin is shorted to the OUT pins before startup, the startup sequence is not initiated and output voltage is not soft-started.

Overcurrent-Protection/HICCUP Mode

The MAXM17546 is provided with a robust overcurrent protection scheme that protects the device under overload and output short-circuit conditions. If output voltage drops to 68% (typ) of its nominal value any time after soft-start is complete, hiccup mode is triggered. In addition, one occurrence of peak inductor current exceeding the 8.8A (typ) level triggers a hiccup mode. In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 32768 clock cycles. Once the hiccup timeout period expires, soft-start is attempted again.

RESET Output

The MAXM17546 includes a comparator to monitor the output voltage. The open-drain RESET output requires an external pullup resistor. RESET goes high (high impedance) 1024 switching cycles after the regulator output increases above 95.5% of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops to below 92.5% of the nominal regulated voltage. RESET also goes low during thermal shutdown.

Prebiased Output

When the MAXM17546 starts into a prebiased output, both the high-side and the low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

Thermal-Shutdown Protection

Thermal shutdown protection limits total power dissipation in the MAXM17546. When the junction temperature of the device exceeds +165°C (typ), an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start resets during thermal shutdown. Carefully evaluate the total power dissipation (see the <u>Power Dissipation</u> section) to avoid unwanted triggering of the thermal shutdown in normal operation.

Applications Information

Input-Capacitor Selection

The input-filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

where, $I_{OUT(MAX)}$ is the maximum load current. I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{IN} = 2 \times V_{OUT}$), so $I_{RMS(MAX)} = I_{OUT(MAX)}/2$. Choose an input capacitor that exhibits less than a +10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. The C_{IN} capacitor values in Table 1 are the minimum recommended values for the associated operating conditions.

In applications where the source is located distant from the MAXM17546 input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

Output-Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitors are usually sized to support a step load of 50% of the maximum output current in the application, so the output-voltage deviation is contained to 3% of the output-voltage change. The minimum required output capacitance can be calculated as follows:

$$C_{OUT} = \frac{1}{2} \times \frac{I_{STEP} \times t_{RESPONSE}}{\Delta V_{OUT}}$$

$$t_{RESPONSE} \cong \left(\frac{0.33}{f_C} + \frac{1}{f_{SW}}\right)$$

where:

ISTEP = Load-current step,

t_{RESPONSE} = Response time of the controller,

V_{OUT} = Allowable output-voltage deviation,

f_C = Target closed-loop crossover frequency,

 f_{SW} = Switching frequency. Select f_C to be 1/10th of f_{SW} if the switching frequency is less than or equal to 400kHz. Select f_C to be 40kHz if the switching frequency is more than 400kHz.

Soft-Start Capacitor Selection

The MAXM17546 implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \ge 28 \times 10^{-6} \times C_{SEL} \times V_{OUT}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{C_{SS}}{5.55}$$

where t_{SS} is in milliseconds and C_{SS} is in nanofarads. For example, to program a 4ms soft-start time, a 22nF capacitor should be connected from the SS pin to SGND.

Setting the Input Undervoltage-Lockout Level

The MAXM17546 offers an adjustable input undervoltage lockout level. Set the voltage at which MAXM17546 turns on. Calculate R3 as follows:

$$R3 = \frac{3.32 \times 1.215}{\left(V_{INU} - 1.215\right)}$$

where R3 is in M Ω and V_{INU} is the voltage at which the MAXM17546 is required to turn on. Ensure that V_{INU} is higher than 0.8 x V_{OUT}.

Loop Compensation

The MAXM17546 is internally loop-compensated. Connect a 2.2pF capacitor from CF to FB for stable operation.

Typically, designs with crossover frequency (f_C) less than $f_{SW}/10$ and less than 40kHz offers good phase margin and transient response. For other choices of f_C , the design should be carefully evaluated according to user requirements.




Figure 1. Setting the Input-Undervoltage Lockout

Adjusting Output Voltage

Set the output voltage with a resistive voltage-divider connected from the positive terminal of the output capacitor (V_{OUT}) to SGND (see <u>Figure 2</u>). Connect the center node of the divider to the FB pin. To choose the resistive voltage-divider values calculate for resistor R1, then R2.

First, calculate resistor R1 from the output to FB as follows:

$$R1 = \frac{451 \times 10^3}{f_C \times C_{OUT}}$$

where:

R1 is in $k\Omega$

f_C = Desired crossover frequency (kHz)

 C_{OUT} = Derated value of the capacitor due to DC bias (μ F) Then, calculate resistor R2 from FB to SGND as follows:

$$R2 = \frac{R1 \times 0.9}{(V_{OUT} - 0.9)}$$




Figure 2. Setting the Output Voltage

Component Selection Table

Table 1. Selection Component Values

V _{IN} (V)	V _{OUT} (V)	C _{IN}	C _{OUT}	R ₁ (kΩ)	R ₂ (kΩ)	f _{SW} (kHz)	R _{RT} (kΩ)
4.5 to 16	0.9	2 x 10µF, 1210, X7R, 50V	12 x 47µF, 1210, X7R, 6.3V	33.2	Open	300	61.9
4.5 to 17	1.2	2 x 10µF, 1210, X7R, 50V	9 x 47μF, 1210, X7R, 6.3V	39.2	118	400	45.3
4.5 to 21	1.5	2 x 10µF, 1210, X7R, 50V	7 x 47µF, 1210, X7R, 6.3V	52.3	78.7	400	45.3
4.5 to 26	1.8	2 x 10µF, 1210, X7R, 50V	5 x 47μF, 1210, X7R, 6.3V	71.5	71.5	400	45.3
4.5 to 35	2.5	2 x 10µF, 1210, X7R, 50V	4 x 47μF, 1210, X7R, 6.3V	71.5	40.2	400	45.3
4.5 to 42	3.3	2 x 10µF, 1210, X7R, 100V	3 x 47µF, 1210, X7R, 10V	158	59	400	45.3
7.5 to 42	5	2 x 10µF, 1210, X7R, 100V	3 x 22µF, 1210, X7R, 10V	191	42.2	450	Open
10 to 42	8	2 x 10µF, 1210, X7R, 100V	3 x 22µF, 1210, X7R, 16V	232	29.4	800	22.1
18 to 42	12	2 x 10µF, 1210, X7R, 100V	2 x 22μF, 1210, X7R, 16V	340	27.4	900	19.6

Power Dissipation

Ensure that the junction temperature of the MAXM17546 does not exceed +125°C under the operating conditions specified for the power supply. At a given operating condition, the power losses that lead to temperature rise of the part are estimated as follows:

$$P_{LOSS} = P_{OUT} \bigg(\frac{1}{\eta} - 1 \bigg) - \frac{{P_{OUT}}^2}{1000 \times V_{OUT}} \times$$

$$(1+0.0043 \times T_A) \times \left(\frac{35}{V_{OUT}} - \frac{11}{V_{IN}}\right)$$

where,

P_{OUT} = Total output power,

 η = Efficiency of the converter,

V_{OUT} = Output voltage,

V_{IN} = Input voltage,

 T_A = Operating temperature

For the MAXM17546 EV kit, the thermal performance metrics for the package is given below:

$$\theta_{\text{JA}} = 24^{\circ}\text{C/W}$$

The junction temperature of the MAXM17546 can be estimated at any given ambient temperature (T_A) from the equation below:


$$T_{J(MAX)} = T_A + (\theta_{JA} \times P_{LOSS})$$

PCB Layout Guidelines


- All connections carrying pulsed currents must be very short and as wide as possible. The inductance of these connections must be kept to an absolute minimum due to the high di/dt of the currents. Since inductance of a current carrying loop is proportional to the area enclosed by the loop, if the loop area is made very small, inductance is reduced. Additionally, small current-loop areas reduce radiated EMI.
- A ceramic input-filter capacitor should be placed close to the IN pins of the module. This eliminates as much trace-inductance effects as possible and gives the module a cleaner voltage supply.
- PCB layout also affects the thermal performance of the design. A number of thermal vias that connect to a large ground plane should be provided under the exposed pad of the part, for efficient heat dissipation.
- For a sample layout that ensures first pass success, refer to the MAXM17546 evaluation kit PCB layout available at www.maximintegrated.com.

Typical Application Circuits

Typical Application Circuit 5V Output



Typical Application Circuit 3.3V



MAXM17546

4.5V to 42V, 5A High-Efficiency, DC-DC Step-Down Power Module with Integrated Inductor

Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAXM17546ALY#	-40°C to +125°C	29-pin SiP
MAXM17546ALY#T	-40°C to +125°C	29-pin SiP

#Denotes a RoHS-compliant device that may include lead(Pb) that is exempt under the RoHS requirements.

T = Tape and reel.