# 3.3 V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable

## MC100EP809

#### Description

The MC100EP809 is a low skew 2:1:9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are one differential HSTL and one differential LVPECL. Both input pairs can accept LVDS levels. They are selected by the CLK\_SEL pin which is LVTTL. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable (OE), which is LVTTL, is synchronous ensuring the outputs will only be enabled/disabled when they are already in LOW state (Figure 8).

The MC100EP809 guarantees low output–to–output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. The MC100EP809 output structure uses open emitter architecture and will be terminated with 50  $\Omega$  to ground instead of a standard HSTL configuration (Figure 6). To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into 50  $\Omega$  even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Designers can take advantage of the EP809's performance to distribute low skew clocks across the backplane of the board. Both clock inputs may be single-end driven by biasing the non-driven pin in an input pair (Figure 7).

#### **Features**

- 100 ps Typical Device-to-Device Skew
- 15 ps Typical within Device Skew
- HSTL Compatible Outputs Drive 50 Ω to GND with no Offset Voltage
- Maximum Frequency > 750 MHz
- 850 ps Typical Propagation Delay
- Fully Compatible with Micrel SY89809L
- PECL and HSTL Mode Operating Range: V<sub>CCI</sub> = 3 V to 3.6 V with GND = 0 V, V<sub>CCO</sub> = 1.6 V to 2.0 V

1

- Open Input Default State
- This Device is Pb-Free and is RoHS Compliant



#### ON Semiconductor®

www.onsemi.com



QFN32 MN SUFFIX CASE 488AM

#### MARKING DIAGRAM\*

1 O MC100 EP809 AWLYYWW•

A = Assembly Location

WL = Wafer Lot
YY = Year
WW = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC100EP809MNG	QFN32 (Pb-Free)	74 Units / Rail

<sup>\*</sup>For additional marking information, refer to Application Note <u>AND8002/D</u>.




Figure 1. 32-Lead QFN Pinout (Top View)

**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
HSTL_CLK*, HSTL_CLK**	HSTL or LVDS Differential Inputs
LVPECL_CLK*, LVPECL_CLK**	LVPECL or LVDS Differential Inputs
CLK_SEL**	LVCMOS/LVTTL Input CLK Select
OE**	LVCMOS/LVTTL Output Enable
Q0 – Q8, Q0 – Q8	HSTL Differential Outputs
V <sub>CC1</sub>	Positive Supply_Core (3.0 V - 3.6 V)
V <sub>CC0</sub>	Positive Supply_HSTL Outputs (1.6 V - 2.0 V)
GND	Ground
EP	The exposed pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of the package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND.

<sup>\*</sup> Pins will default LOW when left open.

**Table 2. TRUTH TABLE** 

OE*	CLK_SEL	Q0 – Q8	Q0 – Q8
L	L	L	Н
L	Н	L	Н
Н	L	HSTL_CLK	HSTL_CLK
Н	Н	LVPECL_CLK	LVPECL_CLK

<sup>\*</sup>The OE (Output Enable) signal is synchronized with the rising edge of the HSTL\_CLK and LVOCL\_CLK signals.

<sup>\*\*</sup> Pins will default HIGH when left open.




Figure 2. Logic Diagram

**Table 3. ATTRIBUTES** 

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
QFN-32	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	478 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	•

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC1</sub>	Core Power Supply	GND = 0 V	V <sub>CC0</sub> = 1.6 to 2.0 V	4	V
V <sub>CC0</sub>	HSTL Output Power Supply	GND = 0 V	V <sub>CC1</sub> = 3.0 to 3.6 V	4	V
VI	Input Voltage	GND = 0 V	$V_{I} \leq V_{CC1}$	4	V
I <sub>out</sub>	I <sub>out</sub> Output Current			50 100	mA mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm		31 27	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	2S2P		12	°C/W
T <sub>sol</sub>	Wave Solde			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. LVPECL DC CHARACTERISTICS  $V_{CCI}$  = 3.0 V to 3.6 V;  $V_{CCO}$  = 1.6 V to 2.0 V, GND = 0 V

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	Core Power Supply Current	75	95	115	75	95	115	75	95	115	mA
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	V <sub>CCI</sub> - 1.165		V <sub>CCI</sub> - 0.88	V <sub>CCI</sub> – 1.165		V <sub>CCI</sub> - 0.88	V <sub>CCI</sub> - 1.165		V <sub>CCI</sub> - 0.88	V
V <sub>IL</sub>	V <sub>IL</sub> Input LOW Voltage (Single-Ended)			V <sub>CCI</sub> – 1.6	V <sub>CCI</sub> – 1.945		V <sub>CCI</sub> - 1.6	V <sub>CCI</sub> – 1.945		V <sub>CCI</sub> - 1.6	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 2) (Figure 4) LVPECL_CLK/LVPECL_CLK			V <sub>CCI</sub>	1.2		V <sub>CCI</sub>	1.2		V <sub>CCI</sub>	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
Ι <sub>ΙL</sub>	Input LOW Current	-150		150	-150		150	-150		150	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 6. LVTTL/LVCMOS DC CHARACTERISTICS  $V_{CCI} = 3.0 \text{ V}$  to 3.6 V;  $V_{CCO} = 1.6 \text{ V}$  to 2.0 V, GND = 0 V

		0°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage	2.0			2.0			2.0			V
$V_{IL}$	Input LOW Voltage			0.8			0.8			0.8	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-300		300	-300		300	-300		300	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 7. HSTL DC CHARACTERISTICS  $V_{CCI} = 3.0 \text{ V}$  to 3.6 V;  $V_{CCO} = 1.6 \text{ V}$  to 2.0 V, GND = 0 V

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	1.0		1.2	1.0		1.2	1.0		1.2	V
$V_{OL}$	Output LOW Voltage (Note 3)	0.1		0.4	0.1		0.4	0.1		0.4	V
V <sub>IH</sub>	Input HIGH Voltage (Figure 5)	V <sub>X</sub> + 0.1		1.6	V <sub>X</sub> + 0.1		1.6	V <sub>X</sub> + 0.1		1.6	٧
$V_{IL}$	Input LOW Voltage (Figure 5)	-0.3		V <sub>X</sub> - 0.1	-0.3		V <sub>X</sub> - 0.1	-0.3		V <sub>X</sub> - 0.1	V
VX	HSTL Input Crossover Voltage	0.68	-	0.9	0.68	-	0.9	0.68	-	0.9	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-300		300	-300		300	-300		300	μΑ
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) HSTL_CLK/HSTL_CLK	0.6		V <sub>CCI</sub> - 1.2	0.6		V <sub>CCI</sub> - 1.2	0.6		V <sub>CCI</sub> - 1.2	٧

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>2.</sup>  $V_{IHCMR}$  max varies 1:1 with  $V_{CCI}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

<sup>3.</sup> All outputs loaded with 50  $\Omega$  to GND (Figure 6).

<sup>4.</sup>  $V_{IHCMR}$  max varies 1:1 with  $V_{CCI}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

Table 8. AC CHARACTERISTICS  $V_{CCI}$  = 3.0 V to 3.6 V;  $V_{CCO}$  = 1.6 V to 2.0 V, GND = 0 V (Note 5)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>Opp</sub>	Differential Output Voltage (Figure 3)  f <sub>out</sub> < 100 MHz  f <sub>out</sub> < 500 MHz  f <sub>out</sub> < 750 MHz		850 750 575		600 600 450	850 750 575		600 600 450	850 750 575		mV mV mV
t <sub>PLH</sub> t <sub>PHL</sub>	(D)(f)		800 830	930 990	700 700	820 850	950 1000	780 790	920 950	1070 1110	ps ps
t <sub>skew</sub>	Within-Device Skew (Note 6) Device-to-Device Skew (Note 7)		15 100	50 200		15 100	50 200		15 100	50 200	ps ps
t <sub>JITTER</sub>	Random Clock Jitter (Figure 3) (RMS)		1.4	3.0		1.4	3.0		1.4	3.0	ps
V <sub>PP</sub>	Input Swing (Differential Configuration) (Note 8) (Figure 4) LVPECL HSTL				200 200			200 200			mV mV
t <sub>S</sub>	t <sub>S</sub> OE Set Up Time (Note 9)				0.5			0.5			ns
t <sub>H</sub>	OE Hold Time				0.5			0.5			ns
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20% – 80%)			600	350	450	600	350		600	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 5. Measured with 750 mV (LVPECL) source or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50 Ω to GND (Figure 6).
- 6. Skew is measured between outputs under identical transitions and conditions on any one device.
- Device-to-Device skew for identical transitions and conditions.
- V<sub>PP</sub> is the Differential Input Voltage swing required to maintain AC characteristics listed herein.
   OE Set Up Time is defined with respect to the rising edge of the clock. OE High-to-Low transition ensures outputs remain disabled during the next clock cycle. OE Low-to-High transition enables normal operation of the next input clock (Figure 8).





Figure 3. Output Frequency (F<sub>OUT</sub>) versus Output Voltage (V<sub>OPP</sub>) and Random Clock Jitter (t<sub>JITTER</sub>)



V<sub>CCI</sub>
V<sub>CCO</sub>(HSTL)
V<sub>H</sub>(DIFF)
V<sub>X</sub>
V<sub>IL</sub>(DIFF)
GND

Figure 4. LVPECL Differential Input Levels

Figure 5. HSTL Differential Input Levels





Figure 6. HSTL Output Termination and AC Test Reference



\*Must be CLK/ $\overline{\text{CLK}}$  common mode voltage: (( $V_{IH} + V_{IL}$ )/2).

Figure 7. Single-Ended CLK/CLK Input Configuration




Figure 8. Output Enable (OE) Timing Diagram

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design


AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS


AND8090/D - AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





#### **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

QFN32 5x5 0.5P

# QFN32 5x5, 0.5P


**DATE 23 OCT 2013** 

#### NOTES:

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION & APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIM	ETERS
DIM	MIN	MAX
Α	0.80	1.00
A1		0.05
А3	0.20	REF
b	0.18	0.30
D	5.00	BSC
D2	2.95	3.25
E	5.00	BSC
E2	2.95	3.25
е	0.50	BSC
K	0.20	
L	0.30	0.50
11		0.15

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location WL = Wafer Lot

= Year VV WW = Work Week = Pb-Free Package

(Note: Microdot may be in either loca-

\_tion) \*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.

Mounting Techniques Refe	erence Manual, SOLDERRM/D.	
DOCUMENT NUMBER:	98AON20032D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

**PAGE 1 OF 1**