# **DUSEMI**

## Phase Locked Loop

### MC14046B

The MC14046B phase locked loop contains two phase comparators, a voltage−controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs,  $PCA<sub>in</sub>$  and PCB<sub>in</sub>. Input PCA<sub>in</sub> can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self−bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal  $PC1_{\text{out}}$ , and maintains 90 $^{\circ}$  phase shift at the center frequency between  $PCA<sub>in</sub>$  and  $PCR<sub>in</sub>$  signals (both at 50%) duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals,  $PC2_{out}$  and LD, and maintains a  $0^{\circ}$ phase shift between PCA<sub>in</sub> and PCB<sub>in</sub> signals (duty cycle is immaterial). The linear VCO produces an output signal  $VCO<sub>out</sub>$ whose frequency is determined by the voltage of input  $VCO<sub>in</sub>$  and the capacitor and resistors connected to pins  $C1_A$ ,  $C1_B$ , R1, and R2. The source-follower output SF<sub>out</sub> with an external resistor is used where the  $VCO<sub>in</sub>$  signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage−to−frequency conversion and motor speed control.

#### **Features**

- Buffered Outputs Compatible with Low−Power TTL
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 to 18 V
- Pin−for−Pin Replacement for CD4046B
- Phase Comparator 1 is an Exclusive OR Gate and is Duty Cycle Limited
- Phase Comparator 2 Switches on Rising Edges and is not Duty Cycle Limited
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (Voltages Referenced to V<sub>SS</sub>)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Temperature Derating: "D/DW" Packages: –7.0 mW/-C From 65anage are at<br>fected.<br>C To 125°C



**SOIC−16 WB DW SUFFIX CASE 751G**

#### **MARKING DIAGRAM**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [6](#page-5-0) of this data sheet.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.



#### **PIN ASSIGNMENT**





Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Noise immunity specified for worst−case input combination. Noise Margin for both "1" and "0" level  $=$ 

1.0 Vdc min @ 
$$
V_{DD} = 5.0
$$
 Vdc  
2.0 Vdc min @  $V_{DD} = 10$  Vdc  
2.5 Vdc min @  $V_{DD} = 15$  Vdc

3. To Calculate Total Current in General:

$$
I_T \approx 2.2 \times V_{DD} \Big( \frac{VCO_{in} - 1.65}{R1} + \frac{V_{DD} - 1.35}{R2} \Big)^{3/4} \ + 1.6 \times \Big( \frac{VCO_{in} - 1.65}{R_{SF}} \Big)^{3/4} \ + 1 \times 10^{-3} \ (C_L + 9) \ V_{DD} \ f +
$$

$$
1 \times 10^{-1} \; V_{DD}{}^2 \, \Big( \frac{100\% \; Duty \; Cycle \; of \; PCA_{in}}{100} \Big) + I_Q
$$

where: I<sub>T</sub> in µA, C<sub>L</sub> in pF, VCO<sub>in</sub>, V<sub>DD</sub> in Vdc, f in kHz, and  $R1$ , R2, R<sub>SF</sub> in M $\Omega$ , C<sub>L</sub> on VCO<sub>out</sub>.

#### **ELECTRICAL CHARACTERISTICS** (Note 4)  $(C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C})$



4. The formula given is for the typical characteristics only.



Refer to Waveforms in Figure 3.

**Figure 1. Phase Comparators State Diagrams**

Characteristic	<b>Using Phase Comparator 1</b>	<b>Using Phase Comparator 2</b>
No signal on input PCA <sub>in</sub> .	VCO in PLL system adjusts to center frequency $(f_0)$ .	VCO in PLL system adjusts to minimum frequency $(f_{min})$ .
Phase angle between PCA <sub>in</sub> and PCB <sub>in</sub> .	90 $^{\circ}$ at center frequency ( $f_0$ ), approaching 0° and 180° at ends of lock range $(2f1)$	Always 0° in lock (positive rising edges).
Locks on harmonics of center frequency.	Yes	No
Signal input noise rejection.	High	Low
Lock frequency range (2f <sub>1</sub> ).	The frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2f_L = full VCO frequency range = f_{max} - f_{min}$ .	
Capture frequency range $(2f_C)$ .	The frequency range of the input signal on which the loop will lock if it was initially out of lock.	
	Depends on low-pass filter characteristics (see Figure 3). $f_C \leq f_1$	$f_C = f_1$
Center frequency $(f_0)$ .	The frequency of $VCO_{out}$ , when $VCO_{in} = 1/2$ $V_{DD}$	
VCO output frequency (f).	$f_{\text{min}} = \frac{1}{R_2(C_1 + 32 \text{ pF})}$ $(V_{CO}$ input = $V_{SS}$ )	
Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is typically less than $\pm$ 20%.	$f_{\text{max}} = \frac{1}{R_1(C_1 + 32 pF)} + f_{\text{min}}$ (V <sub>CO</sub> input = V <sub>DD</sub> ) Where: $10K \le R_1 \le 1 M$ $10K \leq R_2 \leq 1 M$ 100pF $\leq C_1 \leq .01 \mu F$	

 $\blacksquare$  **Figure 2. Design Information**  $\blacksquare$ 



NOTE: Sometimes R3 is split into two series resistors each R3  $\div$  2. A capacitor C<sub>C</sub> is then placed from the midpoint to ground. The value for  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\Omega_n$ . In Figure B, the ratio of R3 to R4 sets the damping,  $R4 \cong (0.1)(R3)$  for optimum results.



#### **Waveforms**





Note: for further information, see:

- (1) F. Gardner, "Phase−Lock Techniques", John Wiley and Son, New York, 1966.
- (2) G. S. Moschytz, "Miniature RC Filters Using Phase−Locked Loop", BSTJ, May, 1965.
- (3) Garth Nash, "Phase−Lock Loop Design Fundamentals", AN−535, Motorola Inc.
- (4) A. B. Przedpelski, "Phase−Locked Loop Design Articles", AR254, reprinted by Motorola Inc.

#### **Figure 3. General Phase−Locked Loop Connections and Waveforms**

#### <span id="page-5-0"></span>**ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

# **nsemi**

DATE 08 OCT 2021







**GENERIC**



**NOTES** 

 $\mathbf{1}$ 

 $3.$ 

4.

 $\overline{\mathbf{5}}$ .

**SOIC−16 WB** CASE 751G ISSUE E









DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION.

ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

2. CONTROLLING DIMENSION MILLIMETERS



#### **MARKING DIAGRAM\*** 16日日日日日日日 **XXXXXXXXXXX XXXXXXXXXX** AWLYYWWG ◠ <u> A A A A</u>  $1$ H H XXXXX = Specific Device Code A = Assembly Location  $WL$  = Wafer Lot<br>YY = Year YY = Year<br>WW = Work

- = Work Week G = Pb−Free Package
- \*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part marκing.<br>Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

