onsemi

<u>Voltage Regulator</u> Adjustable Output, Low Dropout

800 mA

MC33269, NCV33269

The MC33269/NCV33269 series are low dropout, medium current, fixed and adjustable, positive voltage regulators specifically designed for use in low input voltage applications. These devices offer the circuit designer an economical solution for precision voltage regulation, while keeping power losses to a minimum.

The regulator consists of a 1.0 V dropout composite PNP–NPN pass transistor, current limiting, and thermal shutdown.


Features

- 3.3 V, 3.5 V, 5.0 V, 12 V and Adjustable Versions 2.85 V version available as MC34268
- Space Saving DPAK, SO-8 and SOT-223 Power Packages
- 1.0 V Dropout
- Output Current in Excess of 800 mA
- Thermal Protection
- Short Circuit Protection
- Output Trimmed to 1.0% Tolerance
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices


DEVICE TYPE/NOMINAL OUTPUT VOLTAGE

MC33269D	Adj	MC33269T-3.5	3.5 V
NCV33269D*	Adj	MC33269D-5.0	5.0 V
MC33269DT	Adj	MC33269DT-5.0	5.0 V
NCV33269DTRK*	Adj	NCV33269DT-5.0*	5.0 V
MC33269T	Adj	NCV33269DTRK-5.0*	5.0 V
MC33269D-3.3	3.3 V	MC33269T-5.0	5.0 V
MC33269DT-3.3	3.3 V	MC33269D-012	12 V
NCV33269DTRK-3.3*	3.3 V	MC33269DT-012	12 V
MC33269T-3.3	3.3 V	NCV33269DTRK-012*	12 V
MC33269ST-3.3	3.3 V	MC33269T-012	12 V

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.



Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.



Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 8 of this data sheet.

MAXIMUM RATINGS


	Rating	Symbol	Value	Unit
Power Supply Input Voltage		V _{in}	20	V
Power Dissipation				
Case 369C (DPAK)	T _A = 25°C Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case	Ρ _D θ _{JA} θ _{JC}	Internally Limited 92 6.0	W °C/W °C/W
Case 751 (SO-8)	T _A = 25°C Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case	P _D θ _{JA} θ _{JC}	Internally Limited 160 25	W °C/W °C/W
Case 221A (TO-220)	T _A = 25°C Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case	P _D θ _{JA} θ _{JC}	Internally Limited 65 5.0	W °C/W °C/W
Case 318E (SOT-223)	T _A = 25°C Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case	P _D θ _{JA} θ _{JC}	Internally Limited 156 15	W °C/W °C/W
Operating Die Junction Tem	perature Range	TJ	-40 to +150	°C
Operating Ambient Temperature Range MC33269 NCV33269		T _A	-40 to +125 -40 to +125	°C
Storage Temperature		T _{stg}	-55 to +150	°C
Electrostatic Discharge Sens	sitivity (ESD) Human Body Model (HBM) Machine Model (MM)	ESD	4000 400	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


$\textbf{ELECTRICAL CHARACTERISTICS} (C_O = 10 \ \mu\text{F}, \ T_A = 25^{\circ}\text{C}, \ \text{for min/max values } T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \ \text{unless otherwise noted.})$


Characteris	stic	Symbol	Min	Тур	Max	Unit
Output Voltage (I_{out} = 10 mA, T_A = 25°C)	3.3 Suffix (V _{CC} = 5.3 V) 3.5 Suffix (V _{CC} = 5.5 V) 5.0 Suffix (V _{CC} = 7.0 V) 12 Suffix (V _{CC} = 14 V)	Vo	3.27 3.465 4.95 11.88	3.3 3.5 5.0 12	3.33 3.535 5.05 12.12	V
Output Voltage (Line, Load and Temperature (1.25 V \leq V _{in} – V _{out} \leq 15 V, I _{out} = 500 m/ (1.35 V \leq V _{in} – V _{out} \leq 10 V, I _{out} = 800 m/	Ń,	Vo	3.23 3.43 4.90 11.76	3.3 3.5 5.0 12	3.37 3.57 5.10 12.24	V
Reference Voltage for Adjustable Voltage (I_{out} = 10 mA, V_{in} – V_{out} = 2.0 V, T_A = 250	C)	V _{ref}	1.235	1.25	1.265	V
$\begin{array}{l} \mbox{Reference Voltage (Line, Load and Temperat} \\ (1.25 \ V \leq V_{in} - V_{out} \leq 15 \ V, \ I_{out} = 500 \ m^{4} \\ (1.35 \ V \leq V_{in} - V_{out} \leq 10 \ V, \ I_{out} = 800 \ m^{4} \end{array}$		V _{ref}	1.225	1.25	1.275	V
Line Regulation $(I_{out} = 10 \text{ mA}, V_{in} = [V_{ci}]$	$P_{out} + 1.5 \text{ V}$ to $V_{in} = 20 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	Reg _{line}	-	-	0.3	%
Load Regulation $(V_{in} = V_{out} + 3.0 V,$	$I_{out} = 10 \text{ mA to } 800 \text{ mA}, T_A = 25^{\circ}\text{C}$	Reg _{load}	-	-	0.5	%
Dropout Voltage	(I _{out} = 500 mA) (I _{out} = 800 mA)	$V_{in} - V_{out}$		1.0 1.1	1.25 1.35	V
Ripple Rejection (10 V _p	_p , 120 Hz Sinewave; I _{out} = 500 mA)	RR	55	-	-	dB
Current Limit	(V _{in} – V _{out} = 10 V)	I _{Limit}	800	-	-	mA
$ \begin{array}{l} \mbox{Quiescent Current (Fixed Output)} \\ \mbox{(1.5 V \le $V_{out} \le $3.5 V$)} \\ \mbox{(5 V \le $V_{out} \le $12 V$)} \end{array} $		Ι _Q		5.5 -	8.0 20	mA
Minimum Required Load Current Fixed Output Voltage Adjustable Voltage		I _{Load}	_ 8.0	-	0 -	mA
Adjustment Pin Current		I _{Adj}	-	_	120	μA


1. The MC33269-12, V_{in} - V_{out} is limited to 8.0 V maximum, because of the 20 V maximum rating applied to V_{in}.
















Figure 9. DPAK Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length






APPLICATIONS INFORMATION

Figures 11 through 15 are typical application circuits. The output current capability of the regulator is in excess of 800 mA, with a typical dropout voltage of less than 1.0 V. Internal protective features include current and thermal limiting.

* The MC33269 requires an external output capacitor for stability. The capacitor should be at least 10 μ F with an equivalent series resistance (ESR) of less than 10 Ω but greater than 0.2 Ω over the anticipated operating temperature range. With economical electrolytic capacitors, cold temperature operation can pose a problem. As temperature decreases, the capacitance also decreases and the ESR increases, which could cause the circuit to oscillate. Also capacitance and ESR of a solid tantalum capacitor is more stable over temperature. The use of a low ESR ceramic capacitor placed within close proximity to the output of the device could cause instability.

** An input bypass capacitor is recommended to improve transient response or if the regulator is connected to the



An input capacitor is not necessary for stability, however it will improve the overall performance.

Figure 11. Typical Fixed Output Application





Figure 13. Current Regulator




The Schottky diode in series with the ground leg of the upper regulator shifts its output voltage higher by the forward voltage drop of the diode. This will cause the lower device to remain off until the input voltage is removed.

Figure 14. Battery Backed–Up Power Supply


supply input filter with long wire lengths. This will reduce the circuit's sensitivity to the input line impedance at high frequencies. A 0.33 μ F or larger tantalum, mylar, ceramic, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with shortest possible lead or track length directly across the regulator's input terminals. **Applications should be tested over all operating conditions to insure stability.**

Internal thermal limiting circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated, typically at 170°C, the output is disabled. There is no hysteresis built into the thermal limiting circuit. As a result, if the device is overheating, the output will appear to be oscillating. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a substitute for proper heat–sinking.



***C_{Adj} is optional, however it will improve the ripple rejection. The MC34269 develops a 1.25 V reference voltage between the output and the adjust terminal. Resistor R1, operates with constant current to flow through it and resistor R2. This current should be set such that the Adjust Pin current causes negligible drop across resistor R2. The total current with minimum load should be greater than 8.0 mA.

Figure 12. Typical Adjustable Output Application



 ${\sf R}_2$ sets the maximum output voltage. Each transistor reduces the output voltage when turned on.

Figure 15. Digitally Controlled Voltage Regulator

ORDERING INFORMATION


Device	Package	Shipping Information [†]
MC33269DR2G	SO-8 (Pb-Free)	2500 Units / Tape & Reel
MC33269DTRKG	DPAK (Pb-Free)	2500 Units / Tape & Reel
MC33269D-3.3G	SO-8 (Pb-Free)	98 Units / Rail
MC33269DR2-3.3G	SO-8 (Pb-Free)	2500 Units / Tape & Reel
MC33269DT-3.3G	DPAK (Pb-Free)	75 Units / Rail
MC33269DTRK-3.3G	DPAK (Pb-Free)	2500 Units / Tape & Reel
MC33269ST-3.3T3G	SOT-223 (Pb-Free)	4000 Units / Tape & Reel
MC33269T-3.3G	TO-220 (Pb-Free)	50 Units / Rail
MC33269DR2-5.0G	SO-8 (Pb-Free)	2500 Units / Tape & Reel
NCV33269DT-5.0G*	DPAK (Pb-Free)	75 Units / Rail
MC33269DTRK-5.0G	DPAK (Pb-Free)	2500 Units / Tape & Reel
NCV33269DR2G*	SO-8 (Pb-Free)	2500 Units / Tape & Reel
NCV33269DTRKG*	DPAK (Pb-Free)	2500 Units / Tape & Reel
NCV33269DTRK3.3G*	DPAK (Pb–Free)	2500 Units / Tape & Reel
NCV33269DTRK5.0G*	DPAK (Pb–Free)	2500 Units / Tape & Reel
NCV33269DTRK-12G*	DPAK (Pb–Free)	2500 Units / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.
*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

MARKING DIAGRAMS


SO-8 D SUFFIX **CASE 751**





TO-220AB T SUFFIX CASE 221A .

3




= Assembly Location А L, WL = Wafer Lot Υ = Year W, WW = Work Week = Pb-Free Package G • = Pb-Free Package (Note: Microdot may be in either location)





SCALE 1:1



1

SIDE VIEW

DETAIL A

A1

SOT-223 (TO-261) CASE 318E-04 **ISSUE R**


FRONT VIEW

DATE 02 OCT 2018

NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D & E DO NOT INCLUDE MOLD з. FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- AI IS DEFINED AS THE VERTICAL DISTANCE 5. FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- POSITIONAL TOLERANCE APPLIES TO 6. DIMENSIONS & AND &1.

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
A	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
с	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
e		5.30 B2C	;	
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0*		10°	



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2		
ON Semiconductor and image trademarks of Semiconductor Components Industries 11 C dba ON Semiconductor or its subsidiaries in the United States and/or other countries					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*




- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically	

© Semiconductor Components Industries, LLC, 2018





DOCUMENT NUMBER:	98AON23085D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-220, SINGLE GAUGE PA		PAGE 1 OF 1	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically	





ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights for the res.

© Semiconductor Components Industries, LLC, 2018





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on incidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically	

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1