

Freescale Semiconductor Technical Data

Document Number: MC56F825X Rev. 4, 06/2014

MC56F825x/MC56F824x Digital Signal Controller

The MC56F825x/MC56F824x is a member of the 56800E core-based family of digital signal controllers (DSCs). It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create a cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, it is well-suited for many applications. The MC56F825x/MC56F824x includes many peripherals that are especially useful for cost-sensitive applications, including:

- Industrial control
- Home appliances
- Smart sensors
- Fire and security systems
- Solar inverters
- Battery chargers and management
- Switched-mode power supplies and power management
- Power metering
- Motor control (ACIM, BLDC, PMSM, SR, and stepper)
- Handheld power tools
- Arc detection
- Medical devices/equipment
- **Instrumentation**
- Lighting ballast

The 56800E core is based on a modified Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

The MC56F825x/MC56F824x supports program execution from internal memories. Two data operands per instruction cycle can be accessed from the on-chip data RAM. A full set of programmable peripherals supports various applications. Each peripheral can be independently shut down to save power. Any pin, except Power pins and the Reset pin, can also be configured as General Purpose Input/Outputs (GPIOs).

MC56F825x/MC56F824x

44-pin LQFP Case: $10 \times 10 \text{ mm}^2$ 64-pin LQFP Case: 10 x 10 mm² 48-pin LQFP Case: 7×7 mm²

On-chip features include:

- 60 MHz operation frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- On-chip memory
	- 56F8245/46: 48 KB (24K x 16) flash memory; 6 KB (3K x 16) unified data/program RAM
	- 56F8247: 48 KB (24K x 16) flash memory; 8 KB (4K x 16) unified data/program RAM
	- 56F8255/56/57: 64 KB (32K x 16) flash memory; 8 KB (4K x 16) unified data/program RAM
- eFlexPWM with up to 9 channels, including 6 channels with high (520 ps) resolution NanoEdge placement
- Two 8-channel, 12-bit analog-to-digital converters (ADCs) with dynamic x2 and x4 programmable amplifier, conversion time as short as 600 ns, and input current-injection protection
- Three analog comparators with integrated 5-bit DAC references
- Cyclic Redundancy Check (CRC) Generator
- Two high-speed queued serial communication interface (QSCI) modules with LIN slave functionality
- Queued serial peripheral interface (QSPI) module
- Two SMBus-compatible inter-integrated circuit $(I²C)$ ports
- Freescale's scalable controller area network (MSCAN) 2.0 A/B module
- Two 16-bit quad timers (2 x 4 16-bit timers)
- Computer operating properly (COP) watchdog module
- On-chip relaxation oscillator: 8 MHz (400 kHz at standby mode)
- Crystal/resonator oscillator
- Integrated power-on reset (POR) and low-voltage interrupt (LVI) and brown-out reset module
- Inter-module crossbar connection
- Up to 54 GPIOs
- 44-pin LQFP, 48-pin LQFP, and 64-pin LQFP packages
- Single supply: 3.0 V to 3.6 V

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© Freescale Semiconductor, Inc., 2009-2011, 2014. All rights reserved.

Table of Contents

NP

 $\overline{}$

1 MC56F825x/MC56F824x Family Configuration

[Table 1](#page-2-1) compares the MC56F825x/MC56F824x devices.

Table 1. MC56F825x/MC56F824x Device Comparison

 1 Can be clocked by high speed peripheral clock up to 120 MHz

² Can be clocked by high speed peripheral clock up to 120 MHz

³ Shared with other function pins

2 Overview

2.1 MC56F825x/MC56F824x Features

2.1.1 Core

- Efficient 56800E digital signal processor (DSP) engine with modified Harvard architecture
	- Three internal address buses
	- Four internal data buses
- As many as 60 million instructions per second (MIPS) at 60 MHz core frequency
- 155 basic instructions in conjunction with up to 20 address modes
- 32-bit internal primary data buses supporting 8-bit, 16-bit, and 32-bit data movement, addition, subtraction, and logical operation
- Single-cycle 16×16 -bit parallel multiplier-accumulator (MAC)
- Four 36-bit accumulators, including extension bits
- 32-bit arithmetic and logic multi-bit shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Instruction set supports DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/enhanced on-chip emulation (EOnCE) for unobtrusive, processor speed–independent, real-time debugging

2.1.2 Operation Range

- 3.0 V to 3.6 V operation (power supplies and I/O)
- From power-on-reset: approximately 2.7 V to 3.6 V
- Ambient temperature operating range
	- V temperature devices: -40 °C to +105 °C
	- M temperature devices: -40 °C to $+125$ °C

2.1.3 Memory

- Dual Harvard architecture that permits as many as three simultaneous accesses to program and data memory
- 48 KB (24K x 16) to 64 KB (32K x 16) on-chip flash memory with 2048 bytes (1024 x 16) page size
- 6 KB (3K x 16) to 8 KB (4K x 16) on-chip RAM with byte addressable
- EEPROM emulation capability using flash
- Support for 60 MHz program execution from both internal flash and RAM memories
- Flash security and protection that prevent unauthorized users from gaining access to the internal flash

2.1.4 Interrupt Controller

- Five interrupt priority levels
	- Three user programmable priority levels for each interrupt source: Level 0, 1, 2
	- Unmaskable level 3 interrupts include: illegal instruction, hardware stack overflow, misaligned data access, and SWI3 instruction
	- Maskable level 3 interrupts include: EOnCE step counter, EOnCE breakpoint unit, and EOnCE trace buffer
	- Lowest-priority software interrupt: level LP
- Nested interrupts: higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to system integration module (SIM) to restart clock out of wait and stop states
- Ability to relocate interrupt vector table

The masking of interrupt priority level is managed by the 56800E core.

2.1.5 Peripheral Highlights

- One Enhanced Flex Pulse Width Modulator (eFlexPWM) module
	- Up to nine output channels
	- 16-bit resolution for center aligned, edge aligned, and asymmetrical PWMs
	- Each complementary pair can operate with its own PWM frequency based and deadtime values
		- 4 Time base
		- Independent top and bottom deadtime insertion
	- PWM outputs can operate as complimentary pairs or independent channels
	- Independent control of both edges of each PWM output
	- 6-channel NanoEdge high resolution PWM
		- Fractional delay for enhanced resolution of the PWM period and edge placement
		- Arbitrary eFlexPWM edge placement PWM phase shifting
		- NanoEdge implementation: 520 ps PWM frequency resolution
	- 3 Channel PWM with full Input Capture features
		- Three PWM Channels PWMA, PWMB, and PWMX
		- Enhanced input capture functionality
	- Support for synchronization to external hardware or other PWM
	- Double buffered PWM registers
		- Integral reload rates from 1 to 16
		- Half cycle reload capability
	- Multiple output trigger events can be generated per PWM cycle via hardware
	- Support for double switching PWM outputs
	- Up to four fault inputs can be assigned to control multiple PWM outputs
	- Programmable filters for fault inputs
	- Independently programmable PWM output polarity
	- Individual software control for each PWM output
	- All outputs can be programmed to change simultaneously via a FORCE_OUT event
	- PWMX pin can optionally output a third PWM signal from each submodule
	- Channels not used for PWM generation can be used for buffered output compare functions
	- Channels not used for PWM generation can be used for input capture functions
	- Enhanced dual edge capture functionality

Overview

- Option to supply the source for each complementary PWM signal pair from any of the following:
	- Crossbar module outputs
	- External ADC input, taking into account values set in ADC high and low limit registers
- Two independent 12-bit analog-to-digital converters (ADCs)
- $-2x8$ channel external inputs
- Built-in x1, x2, x4 programmable gain pre-amplifier
- Maximum ADC clock frequency: up to 10 MHz
	- Single conversion time of 8.5 ADC clock cycles $(8.5 \times 100 \text{ ns} = 850 \text{ ns})$
	- Additional conversion time of 6-ADC clock cycles $(6 \times 100 \text{ ns} = 600 \text{ ns})$
- Sequential, parallel, and independent scan mode
- First 8 samples have Offset, Limit and Zero-crossing calculation supported
- ADC conversions can be synchronized by eFlexPWM and timer modules via internal crossbar module
- Support for simultaneous and software triggering conversions
- Support for multi-triggering mode with a programmable number of conversions on each trigger
- Inter-module Crossbar Switch (XBAR)
	- Programmable internal module connections among the eFlexPWM, ADCs, Quad Timers, 12-bit DAC, HSCMPs, and package pins
	- User-defined input/output pins for PWM fault inputs, Timer input/output, ADC triggers, and Comparator outputs
- Three analog comparators (CMPs)
	- Selectable input source includes external pins, internal DACs
	- Programmable output polarity
	- Output can drive timer input, eFlexPWM fault input, eFlexPWM source, external pin output, and trigger ADCs
	- Output falling and rising edge detection able to generate interrupts
	- 32-tap programmable voltage reference per comparator
- One 12-bit digital-to-analog converter (12-bit DAC)
	- 12-bit resolution
	- Power down mode
	- Output can be routed to internal comparator, or off chip
- Two four-channel 16-bit multi-purpose timer (TMR) modules
	- Four independent 16-bit counter/timers with cascading capability per module
	- Up to 120 MHz operating clock
	- Each timer has capture and compare and quadrature decoder capability
	- Up to 12 operating modes
	- Four external inputs and two external outputs
- Two queued serial communication interface (QSCI) modules with LIN slave functionality
	- Up to 120 MHz operating clock
	- Four-byte-deep FIFOs available on both transmit and receive buffers
	- Full-duplex or single-wire operation
	- Programmable 8- or 9-bit data format
	- 13-bit integer and 3-bit fractional baud rate selection
	- Two receiver wakeup methods:
		- Idle line
		- Address mark
	- 1/16 bit-time noise detection
	- Support LIN slave operation

- One queued serial peripheral interface (QSPI) module
	- Full-duplex operation
	- Four-word deep FIFOs available on both transmit and receive buffers
	- Master and slave modes
	- Programmable length transactions (2 to 16 bits)
	- Programmable transmit and receive shift order (MSB as first or last bit transmitted)
	- Maximum slave module frequency = module clock frequency/2
	- 13-bit baud rate divider for low speed communication
- Two inter-integrated circuit $(I²C)$ ports
	- Operation at up to 100 kbps
	- Support for master and slave operation
	- Support for 10-bit address mode and broadcasting mode
	- Support for SMBus, Version 2
- One Freescale Scalable Controller Area Network (MSCAN) module
	- Fully compliant with CAN protocol Version 2.0 A/B
	- Support for standard and extended data frames
	- Support for data rate up to 1 Mbit/s
	- Five receive buffers and three transmit buffers
- Computer operating properly (COP) watchdog timer capable of selecting different clock sources
	- Programmable prescaler and timeout period
	- Programmable wait, stop, and partial powerdown mode operation
	- Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
	- Choice of clock sources from four sources in support of EN60730 and IEC61508:
		- On-chip relaxation oscillator
		- External crystal oscillator/external clock source
		- System clock (IP bus to 60 MHz)
- Power supervisor (PS)
	- On-chip linear regulator for digital and analog circuitry to lower cost and reduce noise
	- Integrated low voltage detection to generate warning interrupt if VDD is below low voltage detection (LVI) threshold
	- Integrated power-on reset (POR)
		- Reliable reset process during power-on procedure
		- POR is released after VDD passes low voltage detection (LVI) threshold
	- Integrated brown-out reset
	- Run, wait, and stop modes
- Phase lock loop (PLL) providing a high-speed clock to the core and peripherals
- 2x system clock provided to Quad Timers and SCIs
	- Loss of lock interrupt
	- Loss of reference clock interrupt
- Clock sources
	- On-chip relaxation oscillator with two user selectable frequencies: 400 kHz for low speed mode, 8 MHz for normal operation
	- External clock: crystal oscillator, ceramic resonator, and external clock source
- Cyclic Redundancy Check (CRC) Generator
	- Hardware CRC generator circuit using 16-bit shift register

Overview

- CRC16-CCITT compliancy with $x16 + x12 + x5 + 1$ polynomial
- Error detection for all single, double, odd, and most multi-bit errors
- Programmable initial seed value
- High-speed hardware CRC calculation
- Optional feature to transpose input data and CRC result via transpose register, required on applications where bytes are in LSb (Least Significant bit) format.
- Up to 54 general-purpose I/O (GPIO) pins
	- 5 V tolerant I/O
	- Individual control for each pin to be in peripheral or GPIO mode
	- Individual input/output direction control for each pin in GPIO mode
	- Individual control for each output pin to be in push-pull mode or open-drain mode
	- Hysteresis and configurable pullup device on all input pins
	- Ability to generate interrupt with programmable rising or falling edge and software interrupt
	- Configurable drive strength: 4 mA / 8 mA sink/source current
- JTAG/EOnCE debug programming interface for real-time debugging
	- IEEE 1149.1 Joint Test Action Group (JTAG) interface
	- EOnCE interface for real-time debugging

2.1.6 Power Saving Features

- Low-speed run, wait, and stop modes: as low as 781 Hz clock provided by OCCS and internal ROSC
- Large regulator standby mode available for reducing power consumption at low-speed mode
- Less than 30 us typical wakeup time from stop modes
- Each peripheral can be individually disabled to save power

2.2 Award-Winning Development Environment

Processor Expert (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.

The CodeWarrior Integrated Development Environment (IDE) is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs), demonstration board kit, and development system cards supports concurrent engineering. Together, PE, CodeWarrior, and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

2.3 Architecture Block Diagram

The MC56F825x/MC56F824x's architecture appears in [Figure 1](#page-8-0) and [Figure 2.](#page-9-0) [Figure 1](#page-8-0) illustrates how the 56800E system buses communicate with internal memories and the IP bus interface as well as the internal connections among the units of the 56800E core.

Overview

Figure 1. 56800E Core Block Diagram

[Figure 2](#page-9-0) shows the peripherals and control blocks connected to the IP bus bridge. Refer to the system integration module (SIM) section in the device's reference manual for information about which signals are multiplexed with those of other peripherals.

IPBus Bridge

2.4 Product Documentation

The documents listed in [Table 2](#page-10-4) are required for a complete description and proper design with the MC56F825x/MC56F824x. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at [http://www.freescale.com.](http://www.freescale.com)

Table 2. MC56F825x/MC56F824x Device Documentation

3 Signal/Connection Descriptions

3.1 Introduction

The input and output signals of the MC56F825x/MC56F824x are organized into functional groups, as detailed in [Table 3.](#page-10-3)

- ¹ Pins may be shared with other peripherals. See [Table 4](#page-11-0).
- ² Exclude MC56F824x.

[Table 4](#page-11-0) summarizes all device pins. Each table row describes the signal or signals present on a pin, sorted by pin number. Peripheral pins in bold identify reset state.

Table 4. MC56F825x/MC56F824x Pins

Table 4. MC56F825x/MC56F824x Pins (continued)

Table 4. MC56F825x/MC56F824x Pins (continued)

¹ The MSCAN module is not available on the MC56F824x devices.

3.2 Pin Assignment

[Figure 3](#page-14-1) shows the pin assignments of the 56F8245 and 56F8255's 44-pin low-profile quad flat pack (44LQFP). [Figure 4](#page-15-0) shows the pin assignments of the 56F8246 and 56F8256's 48-pin low-profile quad flat pack (48LQFP). [Figure 5](#page-16-0) shows the pin assignments of the 56F8247 and 56F8257's 64-pin low-profile quad flat pack (64LQFP).

NOTE

The CANRX and CANTX signals of the MSCAN module are not available on the MC56F824x devices.

Figure 3. Top View: 56F8245 and 56F8255 44-Pin LQFP Package

Figure 4. Top View: 56F8246 and 56F8256 48-Pin LQFP Package

Figure 5. Top View: 56F8247 and 56F8257 64-Pin LQFP Package

3.3 MC56F825x/MC56F824x Signal Pins

After reset, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses and as *italic*, must be programmed via the GPIO module's peripheral enable registers (GPIO_x_PER) and the SIM module's GPIO peripheral select (GPSx) registers.

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

Memory Maps

Table 5. MC56F825x/MC56F824x Signal and Package Information (continued)

¹ If CLKIN is selected as the device's external clock input, both the GPS_C0 bit in GPS1 and the EXT_SEL bit in the OCCS oscillator control register (OSCTL) must be set. In this case, it is also recommended to power down the crystal oscillator.

4 Memory Maps

4.1 Introduction

The MC56F825x/MC56F824x device is based on the 56800E core. It uses a dual Harvard-style architecture with two independent memory spaces for data and program. On-chip RAM is shared by both data and program spaces; flash memory is used only in program space.

This section provides memory maps for:

- Program address space, including the interrupt vector table
- Data address space, including the EOnCE memory and peripheral memory maps

On-chip memory sizes for the device are summarized in Table 6. Flash memories' restrictions are identified in the "Use Restrictions" column of Table 6.

Table 6. Chip Memory Configurations

4.2 Program Map

The MC56F825x/MC56F824x series provide up to 64 KB on-chip flash memory. It primarily accesses through the program memory buses (PAB; PDB). PAB is used to select program memory addresses; instruction fetches are performed over PDB. Data can be read from and written to the program memory space through the primary data memory buses: CDBW for data write and CDBR for data read. Access time for accessing the program memory space over the data memory buses is longer than for accessing data memory space. The special MOVE instructions are provided to support these accesses. The benefit is that non-time-critical constants or tables can be stored and accessed in program memory.

The program memory map appears in [Table 7,](#page-29-1) [Table 8](#page-29-2), and [Table 9,](#page-30-1) depending on the device.

Begin/End Address	Memory Allocation
$P: 0x1F$ FFFF P: 0x00 8800	RESERVED
P: 0x00 8FFF P: 0x00 8000	On-chip RAM ² : 8 KB
P: 0x00 7FFF P: 0x000000	• Internal program flash: 64 KB Interrupt vector table locates from 0x00 0000 to 0x00 0085 \cdot COP reset address = 0x00 0002 \cdot Boot location = 0x00 0000

Table 7. Program Memory Map1 for 56F8255/56/57 at Reset

¹ All addresses are 16-bit word addresses.

² This RAM is shared with data space starting at address X: 0x00 0000. See [Figure 6.](#page-31-0)

¹ All addresses are 16-bit word addresses.

² This RAM is shared with data space starting at address X: 0x00 0000. See [Figure 7.](#page-31-1)

 $\frac{1}{1}$ All addresses are 16-bit word addresses.

² This RAM is shared with data space starting at address X: 0x00 0000. See [Figure 7.](#page-31-1)

4.3 Data Map

The MC56F825x/MC56F824x series contains dual access memory. It can be accessed from core primary data buses (XAB1, CDBW, CDBR) and secondary data buses (XAB2, XDB2). Addresses in data memory are selected on the XAB1 and XAB2 buses. Byte, word, and long data transfers occur on the 32-bit CDBR and CDBW buses. A second 16-bit read operation can be performed in parallel on the XDB2 bus.

Peripheral registers and on-chip JTAG/EOnCE controller registers are memory mapped into data memory access. A special direct address mode is supported for accessing a first 64-location in data memory by using a single word instruction.

The data memory map appears in [Table 10](#page-30-2) and [Table 11](#page-32-1).

 1 All addresses are 16-bit word addresses.

Memory Maps

² This RAM is shared with program space starting at P: 0x00 8000. See [Figure 6](#page-31-0) and [Figure 7](#page-31-1).

On-chip RAM is also mapped into program space starting at P: 0x00 8000. This mapping eases online reprogramming of on-chip flash.

Figure 7. 56F8247 Dual Port RAM Map

Table 11. 56F8245/56 Data Memory Map1

 1 All addresses are 16-bit word addresses.

² This RAM is shared with program space starting at P: 0x00 8000. See [Figure 8](#page-32-2).

4.4 Interrupt Vector Table and Reset Vector

The location of the vector table is determined by the vector base address register (VBA). The value in this register is used as the upper 14 bits of the interrupt vector VAB[20:0]. The lower seven bits are determined based on the highest priority interrupt and are then appended to VBA before presenting the full VAB to the core. Refer to the device's reference manual for details.

The reset startup addresses of 56F824x and 56F825x are different.

• The 56F825x's startup address is located at 0x00 0000. The reset value of VBA is reset to a value of 0x0000 that corresponds to the address 0x00 0000.

• The 56F824x's startup address is located at 0x00 2000. The reset value of VBA is reset to a value of 0x0020 that corresponds to the address 0x00 2000.

By default, the chip reset address and COP reset address correspond to vector 0 and 1 of the interrupt vector table. In these instances, the first two locations in the vector table must contain branch or JMP instructions. All other entries must contain JSR instructions.

[Table 48](#page-84-1) [on page 85](#page-84-1) provides the MC56F825x/MC56F824x's interrupt table contents and interrupt priority structure.

4.5 Peripheral Memory-Mapped Registers

The locations of on-chip peripheral registers are part of the data memory map on the 56800E series. These locations may be accessed with the same addressing modes used for ordinary data memory. However, all peripheral registers should be read or written using word accesses only.

[Table 12](#page-33-1) summarizes the base addresses for the set of peripherals on the MC56F825x/MC56F824x devices. Peripherals are listed in order of the base address.

Table 12. Data Memory Peripheral Base Address Map Summary

Table 12. Data Memory Peripheral Base Address Map Summary (continued)

 $1/7$ The core must enable clocks to the Freescale Controller Area Network module prior to accessing MSCAN addresses. For details, refer to the MSCAN chapter of the device's reference manual.

4.6 EOnCE Memory Map

Control registers of the EOnCE are located at the top of data memory space. These locations are fixed by the 56800E core. These registers can also be accessed through the JTAG port if flash security is not set. [Table 13](#page-34-1) lists all EOnCE registers necessary to access or control the EOnCE.

Table 13. EOnCE Memory Map

General System Control Information

Table 13. EOnCE Memory Map

5 General System Control Information

5.1 Overview

This section discusses power pins, reset sources, interrupt sources, clock sources, the system integration module (SIM), ADC synchronization, and JTAG/EOnCE interfaces.

5.2 Power Pins

V_{DD}, V_{SS} and V_{DDA}, V_{SSA} are the primary power supply pins for the device. The voltage source supplies power to all on-chip peripherals, I/O buffer circuitry, and internal voltage regulators. The device has multiple internal voltages to provide regulated lower-voltage sources for the peripherals, core, memory, and on-chip relaxation oscillators.

Typically, at least two separate capacitors are across the power pins to bypass the glitches and provide bulk charge storage. In this case, a bulk electrolytic or tantalum capacitor, such as a 10 µF tantalum capacitor, should provide bulk charge storage for the overall system, and a 0.1 μ F ceramic bypass capacitor should be located as near to the device power pins as is practical to suppress high-frequency noise. Each pin must have a bypass capacitor for optimal noise suppression.

V_{DDA} and V_{SSA} are the analog power supply pins for the device. This voltage source supplies power to the ADC, PGA, and CMP modules. A 0.1 μ F ceramic bypass capacitor should be located as near to the device V_{DDA} and V_{SSA} pins as is practical to suppress high-frequency noise. V_{DDA} and V_{SSA} are also the voltage reference high and voltage reference low inputs, respectively, for the ADC module.

5.3 Reset

Resetting the device provides a way to start processing from a known set of initial conditions. During reset, most control and status registers are forced to initial values, and the program counter is loaded from the reset vector. On-chip peripheral modules are disabled and I/O pins are initially configured at the reset status shown in [Table 5](#page-17-1) [on page 18](#page-17-1).

The MC56F825x/MC56F824x has the following sources for reset:

- Power-on reset (POR)
- Partial power-down reset (PPD)
- Low-voltage detect (LVD)
- External pin reset (EXTR)
- Computer operating properly loss of reference reset (COP_LOR)
- Computer operating properly time-out reset (COP_CPU)

Software reset (SWR)

Each of these sources has an associated bit in the reset status register (RSTAT) in the system integration module (SIM).

The external pin reset function is shared with a GPIO port A7 on the RESET/GPIOA7 pin. The reset function is enabled following any reset of the device. Bit 7 of the GPIOA PER register must be cleared to use this pin as a GPIO port pin. When the pin is enabled as the RESET pin, an internal pullup device is automatically enabled.

5.4 On-chip Clock Synthesis

The on-chip clock synthesis (OCCS) module allows designers using an internal relaxation oscillator, an external crystal, or an external clock to run 56F8000 family devices at user-selectable frequencies up to 60 MHz.

The features of OCCS module include:

- Ability to power down the internal relaxation oscillator or crystal oscillator
- Ability to put the internal relaxation oscillator into standby mode
- Ability to power down the PLL
- Provides a 2x system clock that operates at two times the system clock to the timer and SCI modules
- Safety shutdown feature if the PLL reference clock is lost
- Ability to be driven from an external clock source

The clock generation module provides the programming interface for the PLL, internal relaxation oscillator, and crystal oscillator. It also provides a postscaler to divide clock frequency down by 1, 2, 4, 8, 16, 32, 64, 128, or 256 before feeding it to the SIM. The SIM is responsible for further dividing these frequencies by 2, which ensures a 50% duty cycle in the system clock output. For details, refer to the OCCS section of the device's reference manual.

5.4.1 Internal Clock Source

When an external frequency source or crystal is not used, an internal relaxation oscillator can supply the reference frequency. It is optimized for accuracy and programmability while providing several power-saving configurations that accommodate different operating conditions. The internal relaxation oscillator has little temperature and voltage variability. To optimize power, the internal relaxation oscillator supports a run state (8 MHz), standby state (400 kHz), and a power-down state.

During a boot or reset sequence, the relaxation oscillator is enabled by default (the PRECS bit in the PLLCR word is set to 0). Application code can then also switch to the external clock source and power down the internal oscillator, if desired. If a changeover between internal and external clock sources is required at power-on, ensure that the clock source is not switched until the desired external clock source is enabled and stable.

To compensate for variances in the device manufacturing process, the accuracy of the relaxation oscillator can be incrementally adjusted to within + 0.078% of 8 MHz by trimming an internal capacitor. Bits 0–9 of the oscillator control (OSCTL) register allow you to set an additional offset (trim) to this preset value to increase or decrease capacitance. Each unit added or subtracted changes the output frequency by about 0.078% of 8 MHz, allowing incremental adjustment until the desired frequency accuracy is achieved.

The center frequency of the internal oscillator is calibrated at the factory to 8 MHz, and the TRIM value is stored in the flash information block and loaded to the HFM IFR option register 0 at reset. When using the relaxation oscillator, the boot code should read the HFM IFR option register 0 and set this value as OSCTL TRIM. For further information, refer to the device's reference manual.

5.4.2 Crystal Oscillator/Ceramic Resonator

The internal crystal oscillator circuit is designed to interface with a parallel-resonant crystal resonator in the frequency range, specified for the external crystal, of 4 MHz to 16 MHz. A ceramic resonator can be substituted for the 4 MHz to 16 MHz range. When used to supply a source to the internal PLL, the recommended crystal/resonator is in the 8 MHz to 16 MHz range to optimize PLL performance. Oscillator circuits appear in [Figure 9](#page-37-0) and [Figure 10](#page-37-1). Follow the crystal supplier's recommendations

when selecting a crystal, because crystal parameters determine the component values required to provide maximum stability and reliable startup. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. The crystal and associated components should be mounted as near as possible to the EXTAL and XTAL pins to minimize output distortion and startup stabilization time. When using low-frequency, low-power mode, the only external component is the crystal itself. In the other oscillator modes, load capacitors (C_x, C_y) and feedback resistor (R_F) are required. In addition, a series resistor (R_S) may be used in high-gain modes. Recommended component values appear in Table 27.

Figure 9. Typical Crystal Oscillator Circuit without Frequency Compensation Capacitor

Figure 10. Typical Crystal or Ceramic Resonator Circuit

5.4.3 Alternate External Clock Input

The recommended method of connecting an external clock appears in [Figure 11.](#page-38-0) The external clock source is connected to the CLKIN pin while:

- both the EXT_SEL bit and the CLK_MODE bit in the OSCTL register are set, and
- corresponding bits in the GPIOB_PER register in the GPIO module and the GPS_C0 bit in the GPS0 register in the system integration module (SIM) are set to the correct values.

The external clock input must be generated using a relatively low-impedance driver with a maximum frequency not greater than 120 MHz.

Figure 11. Connecting an External Clock Signal Using GPIO

5.5 Interrupt Controller

The MC56F825x/MC56F824x interrupt controller (INTC) module arbitrates the various interrupt requests (IRQs). When an interrupt of sufficient priority exists, the INTC signals to the 56800E core and provides the address to which to jump to service the interrupt.

The interrupt controller contains registers that allow each of the 66 interrupt sources to be set to one of three priority levels (excluding certain interrupt sources that have fixed priority) or to be disabled. Next, all interrupt requests of a given level are priority encoded to determine the lowest numeric value of the active interrupt requests for that level. Within a given priority level, the lowest vector number is the highest priority, and the highest vector number is the lowest priority.

Any two interrupt sources can be assigned to faster interrupts. Fast interrupts are described in the *DSP56800E Reference Manual*. The interrupt controller recognizes fast interrupts before the core does.

A fast interrupt is defined by:

- 1. Setting the priority of the interrupt as level 2 with the appropriate field in the Interrupt Priority Register (IPR) registers
- 2. Setting the Fast Interrupt Match (FIM*n*) register to the appropriate vector number
- 3. Setting the Fast Interrupt Vector Address Low (FIVAL*n)* and Fast Interrupt Vector Address High (FIVAH*n)* registers with the address of the code for the fast interrupt

When an interrupt occurs, its vector number is compared with the FIM0 and FIM1 register values. If a match occurs, and it is a level 2 interrupt, the INTC handles it as a Fast Interrupt. The INTC takes the vector address from the appropriate FIVAL*n* and FIVAH*n* registers, instead of generating an address that is an offset from the VBA.

The core then fetches the instruction from the indicated vector address instead of jumping to the vector table. If the instruction is not a JSR, the core starts its fast interrupt handling. Refer to section 9.3.3.3 of *DSP56800E 16-Bit Core Reference Manual* for details.

[Table 48](#page-84-0) [on page 85](#page-84-0) provides the MC56F825x/MC56F824x's interrupt table contents and interrupt priority structure.

5.6 System Integration Module (SIM)

The SIM module consists of the glue logic that ties together the system-on-a-chip. It controls distribution of resets and clocks and provides a number of control features, including pin muxing control, inter-module connection control (such as connecting comparator output to eFlexPWM fault input), individual peripheral enabling/disabling, clock rate control for quad timers and SCIs, enabling peripheral operation in stop mode, and port configuration overwrite protection. For more information, refer to the device's reference manual*.*

The SIM is responsible for the following functions:

- Chip reset sequencing
- Core and peripheral clock control and distribution
- Stop/wait mode control
- System status control
- Registers containing the JTAG ID of the chip
- Controls for programmable peripheral and GPIO connections

- Peripheral clocks for Quad Timers and SCIs with a high-speed (2x) option
- Power-saving clock gating for peripherals
- Controls for enabling/disabling functions of large regulator standby mode with write protection capability
- Allowing selected peripherals to run in stop mode to generate stop recovery interrupts
- Controls for programmable peripheral and GPIO connections
- Software chip reset
- I/O short address base location control
- Peripheral protection control to provide runaway code protection for safety-critical applications
- Controls for output of internal clock sources to CLKO pin
- Four general-purpose software control registers that are reset only at power-on
- Peripheral stop mode clocking control

5.7 Inter-Module Connections

The operations between on-chip peripherals can be synchronized or cascaded through internal module connections to support particular applications. Examples include synchronization between ADC sampling and PWM waveform generation for a power conversion application, and synchronization between timer pulse outputs and DAC waveform generation for a printer application. The user can program the internal Crossbar Switch or Comparator input multiplexes to connect one on-chip peripheral's outputs to other peripherals' inputs.

5.7.1 Comparator Connections

The MC56F825x/MC56F824x includes three high-speed comparators. Each comparator input has a 4-to-1 input mux, allowing it to sample a variety of analog sources. Some of these inputs share package pins with the on-chip ADCs; see [Table 5](#page-17-0) [on page 18.](#page-17-0)

Each comparator is paired with a dedicated, programmable, 5-bit on-chip voltage reference DAC (VREF_DAC). Optionally, an on-chip 12-bit DAC can be internally fed to each comparator's positive input 1 (CMPn_P1) or negative input 3 (CMPn_M3). In addition, all three comparators' positive input 3 (CMPn_P3) can be connected together to package pin CMP_REF. Other inputs can be routed to package pins when the corresponding pin is configured for peripheral mode in the GPIO module.

General System Control Information

Figure 12. On-Chip Comparator Connections

Comparator Input	Comparator A	Comparator B	Comparator B
M0 (from package pin)	CMPA M0	CMPB M0	CMPC M0
M1 (from package pin)	CMPA M1	CMPB M1	CMPC M1
M2 (from package pin)	CMPA M2	CMPB M2	CMPC M2
M3 (from internal)	⊺12-bit DAC	12-bit DAC	12-bit DAC

Table 14. Connections by Comparator Inputs (continued)

5.7.2 Crossbar Switch Connections

The Crossbar Switch module provides a generic mechanism for making connections between on-chip peripherals as well as between peripherals and pins. It provides a purely combinational path from input to output. The module groups 30 identical multiplexes with 22 shared inputs. All Crossbar control registers that are used to select one of the 22 input signals to output are write protected. Control of the write protection setting is in the SIM_PROT register.

In general, the crossbar module connects the Enhanced Flex PWM, ADC, Quad Timers, and comparators together, which allows synchronization between PWM pulse generation and ADC sampling. In addition, several crossbar inputs and outputs are routed to package pins. For example, the user can define an XB_INn pin as a PWM fault protection input that is routed to the PWM module through the crossbar, increasing the flexibility of pin use and reducing the complexity of PCB layout.

5.7.2.1 Crossbar Switch Inputs

[Table 15](#page-43-0) lists the signal assignments of Crossbar Switch inputs.

Table 15. Crossbar Input Signal Assignments

5.7.2.2 Crossbar Switch Outputs

[Table 16](#page-43-1) lists the signal assignments of Crossbar Switch outputs.

Table 16. Crossbar Output Signal Assignments

Table 16. Crossbar Output Signal Assignments (continued)

5.7.3 Interconnection of PWM Module and ADC Module

In addition to how PWM0_EXTA, PWM1_EXTA, PWM2_EXTA, and PWM3_EXTA connect to crossbar outputs, the ADC conversion high/low limit compare results of sample0, sample1, and sample2 are used to drive PWM0_EXTB, PWM1_EXTB, and PWM2_EXTB, respectively. PWM3_EXTB is permanently tied to GND.

State of PWM0_EXTB:

- If the ADC conversion result in SAMPLE0 is greater than the value programmed into the high limit register 0, PWM0_EXTB is driven low.
- If the ADC conversion result in SAMPLE0 is less than the value programmed into the low limit register 0, PWM0_EXTB is driven high.

State of PWM1_EXTB:

• If the ADC conversion result in SAMPLE1 is greater than the value programmed into the high limit register 1, PWM1_EXTB is driven low.

Security Features

• If the ADC conversion result in SAMPLE1 is less than the value programmed into the low limit register 1, PWM1_EXTB is driven high.

State of PWM2_EXTB:

- If the ADC conversion result in SAMPLE2 is greater than the value programmed into the high limit register 2, PWM2_EXTB is driven low.
- If the ADC conversion result in SAMPLE2 is less than the value programmed into the low limit register 2, PWM2_EXTB is driven high.

5.8 Joint Test Action Group (JTAG)/Enhanced On-Chip Emulator (EOnCE)

The 56800E family includes extensive integrated support for application software development and real-time debugging. Two modules, the Enhanced On-Chip Emulation (EOnCE) module and the core test access port (TAP, commonly called the JTAG port), work together to provide these capabilities. Both are accessed through a common 4-pin JTAG/EOnCE interface. These modules allow you to insert the MC56F825x/MC56F824x into a target system while retaining debug control. This capability is especially important for devices without an external bus, because it eliminates the need for a costly cable to bring out the footprint of the chip, as is required by a traditional emulator system.

The 56800E's EOnCE module is a Freescale-designed module for developing and debugging application software used with the chip. This module allows non-intrusive interaction with the CPU and is accessible through the pins of the JTAG interface or by software program control of the 56800E core. Among the many features of the EOnCE module is support, in real-time program execution, for data communication between the controller and the host software development and debug systems. Other features allow for hardware breakpoints, the monitoring and tracking of program execution, and the ability to examine and modify the contents of registers, memory, and on-chip peripherals, all in a special debug environment. No user-accessible resources must be sacrificed to perform debugging operations.

The 56800E's JTAG port provides an interface for the EOnCE module to the JTAG pins. The Joint Test Action Group (JTAG) boundary scan is an IEEE 1149.1 standard methodology enabling access to test features using a test access port (TAP). A JTAG boundary scan consists of a TAP controller and boundary scan registers. Contact your Freescale sales representative or authorized distributor for device-specific BSDL information.

NOTE

In normal operation, an external pullup on the TMS pin is highly recommend to place the JTAG state machine in reset state (if this pin is not configured as GPIO).

6 Security Features

The MC56F825x/MC56F824x offers security features intended to prevent unauthorized users from gaining access to and reading the contents of the flash memory (FM) array. The MC56F825x/MC56F824x's flash memory security consists of several hardware interlocks.

After flash memory security is set, the application software can allow an authorized user to access on-chip memory by including a user-defined software subroutine that reads and transfers the contents of internal memory via peripherals. This application software can communicate over a serial port, for example, to validate the authenticity of the requested access and then to grant it until the next device reset. The system designer must use discretion when deciding whether to support this type of "back door" access technique.

6.1 Operation with Security Enabled

After you have programmed flash with the application code, or as part of programming the flash with the application code, you can secure the MC56F825x/MC56F824x by programming the values 1 and 0 into bits 1 and 0, respectively, of program memory location 0x00 7FF7. The CodeWarrior IDE menu flash lock command can also accomplish this task. The nonvolatile security

word ensures that the device remains secure after the next reset (caused, for example, by the device powering down). Refer to the flash memory section of the device's reference manual for details.

When flash security mode is enabled, the MC56F825x/MC56F824x disables the core's EOnCE debug capabilities. Normal program execution is otherwise unaffected.

6.2 Flash Access Lock and Unlock Mechanisms

Several methods effectively lock or unlock the on-chip flash.

6.2.1 Disabling EOnCE Access

You can read on-chip flash by issuing commands across the EOnCE port, which is the debug interface for the 56800E core. The TCK, TMS, TDO, and TDI pins compose a JTAG interface onto which the EOnCE port functionality is mapped. When the device boots, the chip-level JTAG port is active and provides the chip's boundary scan capability and access to the ID register. However, proper implementation of flash security blocks any attempt to access the internal flash memory via the EOnCE port when security is enabled. This protection is effective when the device comes out of reset, even prior to the execution of any code at startup.

6.2.2 Flash Lockout Recovery Using JTAG

If the device is secured, one lockout recovery mechanism is the complete erasure of the internal flash contents, including the configuration field. The erasure disables security by clearing the protection register. This approach does not compromise security. The entire contents of your secured code stored in flash are erased before the next reset or power-up sequence, when security becomes disabled.

To start the lockout recovery sequence via JTAG, first shift the JTAG public instruction (LOCKOUT_RECOVERY) into the chip-level TAP controller's instruction register. Then shift the clock divider value into the corresponding 7-bit data register. Finally, the TAP controller must enter the RUN-TEST/IDLE state for the lockout sequence to commence. The controller must remain in this state until the erase sequence is complete. Refer to the device's reference manual for details, or contact Freescale.

NOTE

After completion of the lockout recovery sequence, you must reset the JTAG TAP controller and the device to return to normal unsecured operation. A power-on reset resets both.

6.2.3 Flash Lockout Recovery Using CodeWarrior

You can use CodeWarrior to unlock a device by selecting the following items in the indicated sequence:

- 1. Debug menu
- 2. DSP56800E
- 3. Unlock Flash

You can accomplish the same task with another CodeWarrior mechanism that uses the device's memory configuration file: the command "Unlock_Flash_on_Connect 1" in the .cfg file.

This lockout recovery mechanism completely erases the internal flash contents, including the configuration field, thereby disabling security (the protection register is cleared).

6.2.4 Flash Lockout Recovery without Mass Erase

6.2.4.1 Without Presenting Back Door Access Keys to the Flash Unit

A user can unsecure a secured device by programming the word 0x0000 into program flash location 0x00 7FF7. After completing the programming, the JTAG TAP controller and the device must be reset to return to normal unsecured operation.

The user is responsible for directing the device to invoke the flash programming subroutine to reprogram the word 0x0000 into program flash location 0x00 7FF7. You can do so, for example, by toggling a specific pin or downloading a user-defined key through serial interfaces.

NOTE

Flash contents can be programmed only from ones to zeroes.

6.2.4.2 Presenting Back Door Access Key to the Flash Unit

The user can temporarily bypass security through a "back door" access scheme, using a four-word key to temporarily unlock the flash. "Back door" access requires support from the embedded software. This software would typically permit an external user to enter the four-word code through one of the communications interfaces and then use it to attempt the unlock sequence. If the input matches the four-word code stored at location $0x00$ 7FFC– $0x00$ 7FFF in the flash memory, the device immediately becomes unsecured (at runtime) and internal memory is accessible via the JTAG/EOnCE port. Refer to the device's reference manual for details. The key must be entered in four consecutive accesses to the flash, so this routine should be designed to run in RAM.

6.3 Product Analysis

To analyze a product's failures in the field, the recommended method of unsecuring a secured device appears in [Section 6.2.4.2,](#page-47-0) ["Presenting Back Door Access Key to the Flash Unit](#page-47-0)." The customer must supply technical-support details about the protocol to access the subroutines in flash memory. An alternative method for performing analysis on a secured device is to mass-erase and reprogram the flash memory with the original code, but also to modify or not program the security word.

7 Specifications

7.1 General Characteristics

The MC56F825x/MC56F824x is fabricated in high-density, low-power, low-leakage CMOS process with 5 V–tolerant, TTL-compatible digital inputs. The term *5 V–tolerant* refers to the capability of an I/O pin, built on a 3.3 V–compatible process technology, to withstand a voltage up to 5.5 V without damaging the device. Many systems have a mixture of devices designed for 3.3 V and 5 V power supplies. In such systems, a bus may carry both 3.3 V–compatible and 5 V–compatible I/O voltage levels (a standard 3.3 V I/O is designed to receive a maximum voltage of 3.3 V \pm 10% during normal operation without causing damage). This 5 V–tolerant capability therefore combines the power savings of 3.3 V I/O levels with the ability to receive 5 V levels without damage.

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

7.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed.

CAUTION

Stress beyond the limits specified in [Table 17](#page-48-0) may affect device reliability or cause permanent damage to the device.

Unless otherwise stated, all specifications within this section apply over the ambient temperature range $(-40 °C)$ to +105 °C for V temperature devices or -40°C to $+125^{\circ}\text{C}$ for M temperature devices) over the following supply ranges: $V_{SS} = V_{SSA} = 0$ V, $V_{DD} = V_{DDA} = 3.0$ V to 3.6 V, CL \leq 50 pF, $f_{OP} = 60$ MHz.

For functional operating conditions, refer to the remaining tables in the section.

¹ Continuous clamp current per pin is –2.0 mA.

Default Mode

Pin Group 1: GPIO, TDI, TDO, TMS, TCK Pin Group 2: RESET, GPIOA7 Pin Group 3: ADC and Comparator Analog Inputs Pin Group 4: XTAL, EXTAL Pin Group 5: DAC analog output

7.3 ESD Protection and Latch-up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, use normal handling precautions to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing conforms with AEC-Q100 Stress Test Qualification. During device qualification, ESD stresses are performed for the human body model (HBM), the machine model (MM), and the charge device model (CDM).

All latch-up testing conforms with AEC-Q100 Stress Test Qualification.

A device is defined as a failure if, after exposure to ESD pulses, the device no longer meets the device specification. Comprehensive DC parametric and functional testing is performed according to the applicable device specification at room temperature and then at hot temperature, unless specified otherwise in the device specification.

Characteristic ¹	Min	Typ	Max	Unit
ESD for Human Body Model (HBM)	2000			
ESD for Machine Model (MM)	200			
ESD for Charge Device Model (CDM)	750			
Latch-up current at $T_A = 85 \,^{\circ}\text{C}$ (I_{IAT})	± 100			mA

Table 18. MC56F825x/MC56F824x ESD/Latch-up Protection

 1 Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions, unless otherwise noted

7.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the device design. To account for $P_{1/O}$ in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} is very small.

Characteristic	Comments	Value Symbol (LQFP)		Unit
Junction to ambient Natural convection	Single layer board (1s)	$\mathsf{R}_{\theta\mathsf{JA}}$	70	°C/W
Junction to ambient Natural convection	Four layer board (2s2p)	$R_{\theta JMA}$	48	\degree C/W
Junction to ambient (Q200 ft/min)	Single layer board 57 $R_{\theta JMA}$ (1s)		\degree C/W	
Junction to ambient (Q200 ft/min)	Four layer board (2s2p)	$R_{\theta JMA}$	42	\degree C/W
Junction to board		$\mathsf{R}_{\theta\mathsf{JB}}$	30	\degree C/W
Junction to case		$R_{\theta \text{JC}}$	13	°C/W
Junction to package top	Natural convection	Ψ_{JT}	$\overline{2}$	°C/W

Table 19. 44LQFP Package Thermal Characteristics

Table 20. 48LQFP Package Thermal Characteristics

Table 21. 64LQFP Package Thermal Characteristics

NOTE

Junction-to-ambient thermal resistance determined per JEDEC JESD51–3 and JESD51–6. Thermal test board meets JEDEC specification for this package.

Junction-to-board thermal resistance determined per JEDEC JESD51–8. Thermal test board meets JEDEC specification for the specified package.

Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51–2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

See [Section 8.1, "Thermal Design Considerations](#page-71-0)," for more detail on thermal design considerations.

7.5 Recommended Operating Conditions

This section contains information about recommended operating conditions.

¹ Total chip source or sink current cannot exceed 75 mA

Default Mode

Pin Group 1: GPIO, TDI, TDO, TMS, TCK Pin Group 2: RESET, GPIOA7 Pin Group 3: ADC and Comparator Analog Inputs Pin Group 4: XTAL, EXTAL Pin Group 5: DAC analog output

7.6 DC Electrical Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

1 See [Figure 14](#page-53-0).

Default Mode

Pin Group 1: GPIO, TDI, TDO, TMS, TCK

Pin Group 2: RESET, GPIOA7

Pin Group 3: ADC and Comparator Analog Inputs

Pin Group 4: XTAL, EXTAL

Pin Group 5: DAC Analog Output

7.7 Supply Current Characteristics

The following table specifies supply current characteristics.

Table 24. Current Consumption

Mode	Conditions	Typical @ 3.3 V 25° C (mA)		Maximum @ 3.6 V 105 °C (V temperature) 125 °C (M temperature) (mA)	
		I_{DD} ¹	I _{DDA}	I_{DD} ¹	I _{DDA}
RUN	60 MHz device clock Relaxation oscillator on PLL powered on Continuous MAC instructions with fetches from program flash memory All peripheral modules enabled; TMRs and SCIs using 1X Clock ADC/DAC powered on and clocked Comparator powered on	92	38	97	44
WAIT	60 MHz device clock Relaxation oscillator on PLL powered on Processor core in WAIT state All peripheral modules enabled; TMRs and SCIs using 1X Clock ADC/DAC/comparator powered off	49	4.5	53	5.5
STOP	4 MHz device clock Relaxation oscillator on PLL powered off Processor core in STOP state All peripheral module and core clocks are off ADC/DAC/comparator powered off	8.0	3.6	9.2	4.9
STANDBY > STOP	100 kHz device clock Relaxation oscillator in standby mode PLL powered off Processor core in STOP state All peripheral module and core clocks are off ADC/DAC/comparator powered off Voltage regulator in standby mode	0.76	0	3.0	$\mathbf 0$
POWERDOWN	Device clock is off Relaxation oscillator powered off PLL powered off Processor core in STOP state All peripheral module and core clocks are off ADC /DAC/comparator powered off Voltage regulator in standby mode	0.66	Ω	2.0	Ω

¹ No output switching All ports configured as inputs All inputs low

No DC loads

7.8 Power-On Reset, Low Voltage Detection Specification

Table 25. Power-On Reset and Low-Voltage Detection Parameters

¹ When V_{DD} drops below LVI27, an interrupt is generated.

² When V_{DD} drops below LVI21, an interrupt is generated.

 3 While power is ramping up, this signal remains active for as long as the internal 2.5 V is below 2.18 V or the 3.3 V V_{DD} voltage is below 2.7 V, no matter how long the ramp-up rate is. The internally regulated voltage is typically 100 mV less than V_{DD} during ramp-up until 2.5 V is reached, at which time it self-regulates.

 4 Brown-Out Reset occurs whenever the internally regulated 2.5 V digital supply drops below 1.8 V.

7.9 Voltage Regulator Specifications

The MC56F825x/MC56F824x has two on-chip regulators. One supplies the PLL, crystal oscillator, NanoEdge placement PWM, and relaxation oscillator. It has no external pins and therefore has no external characteristics that must be guaranteed (other than proper operation of the device). The second regulator supplies approximately 2.5 V to the

MC56F825x/MC56F824x's core logic. For proper operation, this regulator requires an external capacitor of 2.2 µF or greater. Ceramic and tantalum capacitors tend to provide better performance tolerances. The output voltage can be measured directly on the V_{CAP} pin. The specifications for this regulator appear in [Table 26](#page-55-0).

Table 26. Regulator Parameters

Characteristic	Symbol	Min	Typical	Max	Unit
Short Circuit Current	Iss		900	1300	mA
Short Circuit Tolerance $(V_{\text{CAP}}$ shorted to ground)	^I RSC			30	minutes

7.10 AC Electrical Characteristics

Tests are conducted using the input levels specified in [Table 23](#page-53-1). Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured between the 10% and 90% points, as shown in [Figure 15.](#page-55-1)

The midpoint is $V_{II} + (V_{IH} - V_{IL})/2$.

Figure 15. Input Signal Measurement References

[Figure 16](#page-56-0) shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- Data Valid state, when a signal level has reached V_{OL} or V_{OH}
- Data Invalid state, when a signal level is in transition between V_{OL} and V_{OH}

Figure 16. Signal States

7.11 Enhanced Flex PWM Characteristics

Table 27. Enhanced Flex PWM Timing Parameters

¹ Required: IP bus clock is between 50 MHz and \sim 60 Mhz in NanoEdge Placement mode.

² NanoEdge Placement step size is a function of clock frequency only. Temperature and voltage variations do not affect NanoEdge Placement step size.

³ In NanoEdge Placement mode, the minimum pulse edge-to-edge cannot be less than 4 PWM clock cycles.

7.12 Flash Memory Characteristics

Table 28. Flash Timing Parameters

¹ Additional overhead is part of the programming sequence. Refer to the device's reference manual for details.

 $2\degree$ Specifies page erase time. There are 1024 bytes per page in the program flash memory.

7.13 External Clock Operation Timing

Table 29. External Clock Operation Timing Requirements¹

Characteristic	Symbol	Min	Typ	Max	Unit
External clock input rise time ⁴	^l rise				ns
External clock input fall time ⁵	^լ քa∥				ns
Input high voltage overdrive by an external clock	V_{ih}	0.85V _{DD}			
Input high voltage overdrive by an external clock	V_{il}			0.3V _{DD}	

Table 29. External Clock Operation Timing Requirements1 (continued)

 $\frac{1}{1}$ Parameters listed are guaranteed by design.

² See [Figure 17](#page-57-0) for details on using the recommended connection of an external clock driver.

 3 The chip may not function if the high or low pulse width is smaller than 6.25 ns.

⁴ External clock input rise time is measured from 10% to 90%.

⁵ External clock input fall time is measured from 90% to 10%.

Note: The midpoint is $V_{II} + (V_{IH} - V_{IL})/2$.

Figure 17. External Clock Timing

7.14 Phase Locked Loop Timing

Table 30. Phase Locked Loop Timing

 $\frac{1}{1}$ An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.

 2 The core system clock operates at 1/6 of the PLL output frequency.

 3 This is the time required after the PLL is enabled to ensure reliable operation.

⁴ From powerdown to powerup state at 60 MHz system clock state.

⁵ This is measured on the CLKO signal (programmed as system clock) over 264 system clocks at 60 MHz system clock frequency and using an 8 MHz oscillator frequency.

7.15 External Crystal or Resonator Requirement

Table 31. Crystal or Resonator Requirement

7.16 Relaxation Oscillator Timing

Table 32. Relaxation Oscillator Timing

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Relaxation oscillator output frequency Normal Mode Standby Mode	f_{op}		8.05 400		MHz kHz
Relaxation oscillator stabilization time ²	^L roscs			3	ms
Cycle-to-cycle jitter. This is measured on the CLKO signal (programmed prescaler clock) over 264 clocks ³	<i>L</i> itterrosc		400		ps
Variation over temperature -40° C to 150 $^{\circ}$ C ⁴				$+1.5$ to -1.5 $+3.0$ to -3.0	$\%$
Variation over temperature 0°C to 105°C ⁴			0 to $+1$	$+2.0$ to -2.0	$\%$

 $\frac{1}{1}$ Output frequency after factory trim.

² This is the time required from standby to normal mode transition.

 3 J_A is required to meet QSCI requirements.

⁴ See [Figure 18.](#page-58-0)

7.17 Reset, Stop, Wait, Mode Select, and Interrupt Timing

NOTE

All address and data buses described here are internal.

Table 33. Reset, Stop, Wait, Mode Select, and Interrupt Timing1,2

In the formulas, T = system clock cycle and T_{osc} = oscillator clock cycle. For an operating frequency of 32 MHz, T = 31.25 ns. At 4 MHz (used coming out of reset and stop modes), T = 250 ns.

² Parameters listed are guaranteed by design.

 3 This minimum number guarantees that a reliable reset occurs.

Figure 19. GPIO Interrupt Timing (Negative Edge-Sensitive)

7.18 Queued Serial Peripheral Interface (SPI) Timing

Table 34. SPI Timing1

Table 34. SPI Timing1 (continued)

¹ Parameters listed are guaranteed by design.

Figure 21. SPI Master Timing (CPHA = 1)

7.19 Queued Serial Communication Interface (SCI) Timing

Table 35. SCI Timing¹

 $\frac{1}{1}$ Parameters listed are guaranteed by design.

 2 f_{MAX} is the frequency of operation of the SCI in MHz, which can be selected system clock (max. 60 MHz) or 2x system clock (max. 120 MHz) for the MC56F825x/MC56F824x device.

7.20 Freescale's Scalable Controller Area Network (MSCAN)

Table 36. MSCAN Timing

Figure 26. Bus Wake-up Detection

7.21 Inter-Integrated Circuit Interface (I2C) Timing

Table 37. I2C Timing

 1 The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

² The maximum t_{HD; DAT} must be met only if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
³ A Fast mode ¹²C bus device can be used in a Standard mode ¹²C bus system, but the requirement t

A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement t_{SU; DAT} > = 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line

 $t_{\text{max}} + t_{\text{SU: DAT}} = 1000 + 250 = 1250$ ns (according to the Standard mode I²C bus specification) before the SCL line is released.

7.22 JTAG Timing

 1 TCK frequency of operation must be less than $1/8$ the processor rate.

Figure 28. Test Clock Input Timing Diagram

Figure 29. Test Access Port Timing Diagram

7.23 Quad Timer Timing

Table 39. Timer Timing1, 2

Characteristic	Symbol	Min	Max	Unit	See Figure
Timer input period	P_{IN}	$2T + 6$		ns	Figure 30
Timer input high/low period	P _{INHL}	$1T + 3$		ns	Figure 30
Timer output period	P_{OUT}	125		ns	Figure 30
Timer output high/low period	POUTHL	50		ns	Figure 30

¹ In the formulas listed, $T =$ the clock cycle. For 32 MHz operation, $T = 31.25$ ns.

2. Parameters listed are guaranteed by design.

Figure 30. Timer Timing

7.24 COP Specifications

Table 40. COP Specifications

Parameter	Symbol	Min	Typ	Max	Unit
Oscillator output frequency	LPFosc	500	1000	1500	Hz
Oscillator current consumption in partial power down mode	IDD		TBD		nA

7.25 Analog-to-Digital Converter (ADC) Parameters

Table 41. ADC Parameters¹

Table 41. ADC Parameters1 (continued)

¹ All measurements were made at V_{DD} = 3.3V, V_{REFH} = 3.3V, and V_{REFL} = ground V_{BEFL}

² Includes power-up of ADC and V_{REF}
³ ADC clock cycles
⁴ Speed register setting must be 00 for

Speed register setting must be 00 for ADC clock \leq 5 MHz, 01 for 5 MHz < ADC clock \leq 12 MHz, and 10 for ADC clock > 12 MHz

⁵ INL and DNL measured from $V_{IN} = V_{REFL}$ to $V_{IN} = V_{REFH}$
⁶ I SB = Least Significant Bit = 0.806 mV at x1 gain

⁶ LSB = Least Significant Bit = 0.806 mV at x1 gain

 $7 \text{ Pin groups are detailed following Table 17.}$ $7 \text{ Pin groups are detailed following Table 17.}$ $7 \text{ Pin groups are detailed following Table 17.}$

⁸ The current that can be injected or sourced from an unselected ADC signal input without affecting the performance of the ADC 9 ADC PGA gain is x1

7.25.1 Equivalent Circuit for ADC Inputs

[Figure 31](#page-69-0) illustrates the ADC input circuit during sample and hold. S1 and S2 are always opened/closed at non-overlapping phases and operate at the ADC clock frequency. Equivalent input impedance, when the input is selected, is as follows:

(2 x k / ADCClockRate x Cgain) + 100 ohms + 125 ohms *Eqn. 1*

C1: Single Ended Mode

where $k =$

- 1 for first sample
- 6 for subsequent samples

and C_{gain} is as described in note 4 below.

1. Parasitic capacitance due to package, pin-to-pin, and pin-to-package base coupling: 1.8 pF

- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices, and signal routing: 2.04 pF
- 3. 8 pF noise damping capacitor
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time: $C_{gain} = 1.4$ pF for x1 gain, 2.8 pF for x2 gain, and 5.6 pF for x4 gain.
- 5. S1 and S2 switch phases are non-overlapping and operate at the ADC clock frequency.

Figure 31. Equivalent Circuit for A/D Loading

7.26 Digital-to-Analog Converter (DAC) Parameters

Table 42. DAC Parameters

² LSB = 0.806 mV

7.27 5-Bit Digital-to-Analog Converter (DAC) Parameters

Table 43. 5-Bit DAC Specifications

7.28 HSCMP Specifications

Table 44. HSCMP Specifications

 $\frac{1}{1}$ Offset when the degree of hysteresis is set to its minimum value.

 2 The range of hysteresis is based on simulation only. This range varies from part to part.

³ Measured with an input waveform that switches 30 mV above and below the reference, to the CMPO output pin. V_{DDA} > V_{LVI} WARNING => LVI_WARNING NOT ASSERTED.

⁴ Measured with an input waveform that switches 30 mV above and below the reference, to the CMPO output pin. V_{DDA} > V_{LVI} WARNING => LVI_WARNING NOT ASSERTED.

7.29 Optimize Power Consumption

See [Section 7.7, "Supply Current Characteristics](#page-54-0)," for a list of I_{DD} requirements for the MC56F825x/MC56F824x. This section provides additional details for optimizing power consumption for a given application.

Power consumption is given by the following equation:

- Total power = A: internal [static] component
	- +B: internal [state-dependent] component
	- +C: internal [dynamic] component
	- +D: external [dynamic] component
	- +E: external [static] component

A, the internal [static] component, consists of the DC bias currents for the oscillator, leakage currents, PLL, and voltage references. These sources operate independently of processor state or operating frequency.

Design Considerations

B, the internal [state-dependent] component, reflects the supply current required by certain on-chip resources only when those resources are in use. These resources include RAM, flash memory, and the ADCs.

C, the internal [dynamic] component, is classic $C^*V^{2*}F$ CMOS power dissipation corresponding to the 56800E core and standard cell logic.

D, the external [dynamic] component, reflects power dissipated on-chip as a result of capacitive loading on the external pins of the chip. This component is also commonly described as $C*V^2*F$, although simulations on two of the I/O cell types used on the 56800E reveal that the power-versus-load curve does have a non-zero Y-intercept.

Table 45. I/O Loading Coefficients at 10 MHz

Power due to capacitive loading on output pins is (first order) a function of the capacitive load and frequency at which the outputs change. [Table 45](#page-71-1) provides coefficients for calculating power dissipated in the I/O cells as a function of capacitive load. In these cases, [Equation 2](#page-71-2) applies.

TotalPower = Σ ((Intercept + Slope*C_{load})*frequency/10 MHz) *Eqn. 2*

where:

- Summation is performed over all output pins with capacitive loads.
- Total power is expressed in mW.
- $\hspace{1cm}$ C_{load} is expressed in pF.

Because of the low duty cycle on most device pins, power dissipation due to capacitive loads was found to be fairly low when averaged over a period of time.

E, the external [static] component, reflects the effects of placing resistive loads on the outputs of the device. Total all V^2/R or IV to arrive at the resistive load contribution to power. Assume $V = 0.5$ for the purposes of these rough calculations. For instance, if there is a total of nine PWM outputs driving 10 mA into LEDs, then $P = 8*0.5*0.01 = 40$ mW.

In previous discussions, power consumption due to parasites associated with pure input pins is ignored and assumed to be negligible.

8 Design Considerations

8.1 Thermal Design Considerations

An estimation of the chip junction temperature, T_L , can be obtained from [Equation 3](#page-71-3).

$$
T_J = T_A + (R_{\theta J \wedge} \times P_D) \qquad \qquad \text{Eqn. 3}
$$

where:

 T_A = Ambient temperature for the package (^oC)

 $R_{\theta,IA}$ = Junction-to-ambient thermal resistance ($^{\circ}$ C/W)

 P_D = Power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which

value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low-power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance.

$$
R_{\theta J A} = R_{\theta J C} + R_{\theta C A}
$$
 Eqn. 4

where:

 R_{0JA} = Package junction-to-ambient thermal resistance (°C/W) R_{AJC} = Package junction-to-case thermal resistance (°C/W) R_{HCA} = Package case-to-ambient thermal resistance (°C/W)

 R_{HIC} is device related and cannot be adjusted. You control the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, you can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter (Ψ_{IT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case. Refer to [Equation 5.](#page-72-0)

$$
T_J = T_T + (\Psi_{JT} \times P_D) \qquad \qquad \text{Eqn. 5}
$$

where:

 T_T = Thermocouple temperature on top of package ($^{\circ}C$) Ψ_{IT} = Thermal characterization parameter (°C/W) P_D = Power dissipation in package (W)

The thermal characterization parameter is measured per JESD51–2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

8.2 Electrical Design Considerations

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Ordering Information

Use the following list of considerations to assure correct operation of the MC56F825x/MC56F824x:

- Provide a low-impedance path from the board power supply to each V_{DD} pin on the MC56F825x/MC56F824x and from the board ground to each V_{SS} (GND) pin.
- The minimum bypass requirement is to place $0.01-0.1 \mu F$ capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the V_{DD}/V_{SS} pairs, including V_{DDA}/V_{SSA} . Ceramic and tantalum capacitors tend to provide better tolerances.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{DD} and V_{SS} (GND) pins are as short as possible.
- Bypass the V_{DD} and V_{SS} with approximately 100 μ F, plus the number of 0.1 μ F ceramic capacitors.
- PCB trace lengths should be minimal for high-frequency signals.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{DD} and V_{SS} circuits.
- Take special care to minimize noise levels on the V_{REF} , V_{DDA} , and V_{SSA} pins.
- Using separate power planes for V_{DD} and V_{DDA} and separate ground planes for V_{SS} and V_{SSA} is recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, you should connect a small inductor or ferrite bead in serial with V_{DDA} and V_{SSA} traces.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- Because the flash memory is programmed through the JTAG/EOnCE port, SPI, SCI, or $I²C$, the designer should provide an interface to this port if in-circuit flash programming is desired.
- If desired, connect an external RC circuit to the $\overline{\text{RESET}}$ pin. The resistor value should be in the range of 4.7 k Ω to 10 k Ω ; the capacitor value should be in the range of 0.22 μ F to 4.7 μ F.
- Configuring the RESET pin to GPIO output in normal operation in a high-noise environment may help to improve the performance of noise transient immunity.
- Add a 2.2 k Ω external pullup on the TMS pin of the JTAG port to keep EOnCE in a restate during normal operation if a JTAG converter is not present.
- During reset and after reset but before I/O initialization, all I/O pins are at input state with internal pullup enabled. The typical value of internal pullup is around 110 k Ω . These internal pullups can be disabled by software.
- To eliminate PCB trace impedance effect, each ADC input should have an RC filter of no less than 33 pF 10 Ω .
- External clamp diodes on analog input pins are recommended.

9 Ordering Information

[Table 46](#page-74-0) lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office or authorized distributor to determine availability and to order devices.

Ordering Information

Table 46. MC56F825x/MC56F824x Ordering Information

¹ All of the packages are RoHS compliant.

Package Mechanical Outline Drawings

10 Package Mechanical Outline Drawings

To ensure you have the latest version of a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number (shown in the following sections for each package).

10.1 44-pin LQFP

Package Mechanical Outline Drawings

Figure 32. 56F8245 and 56F8255 44-Pin LQFP Mechanical Information

10.2 48-pin LQFP

NX

 \blacksquare

Figure 33. 56F8246 and 56F8256 48-Pin LQFP Mechanical Information

10.3 64-pin LQFP

Package Mechanical Outline Drawings

Figure 34. 56F8247 and 56F8257 64-Pin LQFP Mechanical Information

Revision History

11 Revision History

[Table 47](#page-83-0) summarizes changes to the document since the release of the previous version.

Table 47. Revision History

Appendix A Interrupt Vector Table

[Table 48](#page-84-0) provides the MC56F825x/MC56F824x's reset and interrupt priority structure, including on-chip peripherals. The table is organized with higher-priority vectors at the top and lower-priority interrupts lower in the table. As indicated, the priority of an interrupt can be assigned to different levels, allowing some control over interrupt priorities. All level 3 interrupts are serviced before level 2 and so on. For a selected priority level, the lowest vector number has the highest priority.

The location of the vector table is determined by the vector base address (VBA). See the device's reference manual for details.

By default, the chip reset address and COP reset address correspond to vector 0 and 1 of the interrupt vector table. In these cases, the first two locations in the vector table must contain branch or JMP instructions. All other entries must contain JSR instructions.

Table 48. Interrupt Vector Table Contents¹

Interrupt Vector Table

Interrupt Vector Table

Table 48. Interrupt Vector Table Contents1 (continued)

 1 Two words are allocated for each entry in the vector table. This does not allow the full address range to be referenced from the vector table, providing only 19 bits of address.

² If the VBA is set to the reset value, the first two locations of the vector table overlay the chip reset addresses because the reset address would match the base of this vector table.