### MC56F847XX

#### Supports the 56F84789VLL, 56F84786VLK, 56F84783VLH, 56F84769VLL, 56F84766VLK, 56F84763VLH Features

- This family of digital signal controllers (DSCs) is based on the 32-bit 56800EX core. Each device combines, on a single chip, the processing power of a DSP and the functionality of an MCU with a flexible set of peripherals to support many target applications:
  - Industrial control
  - Home appliances
  - Smart sensors
  - Fire and security systems
  - Switched-mode power supply and power management
  - Uninterruptible Power Supply (UPS)
  - Solar and wind power generator
  - Power metering
  - Motor control (ACIM, BLDC, PMSM, SR, stepper)
  - Handheld power tools
  - Circuit breaker
  - Medical device/equipment
  - Instrumentation
  - Lighting
- DSC based on 32-bit 56800EX core
  - Up to 100 MIPS at 100 MHz core frequency
  - DSP and MCU functionality in a unified, C-efficient architecture
- On-chip memory
  - Up to 288 KB (256 KB + 32 KB) flash memory, including up to 32 KB FlexNVM
  - Up to 32 KB RAM
  - Up to 2 KB FlexRAM with EEE capability
  - 100 MHz program execution from both internal flash memory and RAM
  - On-chip flash memory and RAM can be mapped into both program and data memory spaces

- Analog
  - Two high-speed, 8-channel, 12-bit ADCs with dynamic x2, x4 programmable amplifier

MC56F847XX

- One 20-channel, 16-bit ADC
- Four analog comparators with integrated 6-bit DAC references
- One 12-bit DAC
- PWMs and timers
  - Two eFlexPWM modules with up to 24 PWM outputs, one including 8 channels with high resolution NanoEdge placement
  - Two 16-bit quad timer (2 x 4 16-bit timers)
  - Two Periodic Interval Timers (PITs)
  - One Quadrature Decoder
  - Two Programmable Delay Blocks (PDBs)
- Communication interfaces
  - Three high-speed queued SCI (QSCI) modules with LIN slave functionality
  - Up to three queued SPI (QSPI) modules
  - Two SMBus-compatible I2C ports
  - One flexible controller area network (FlexCAN) module
- Security and integrity
  - Cyclic Redundancy Check (CRC) generator
  - Computer operating properly (COP) watchdog
  - External Watchdog Monitor (EWM)
- Clocks
  - Two on-chip relaxation oscillators: 8 MHz (400 kHz at standby mode) and 32 kHz
  - Crystal / resonator oscillator
- System
  - DMA controller
  - Integrated power-on reset (POR) and low-voltage interrupt (LVI) and brown-out reset module
  - Inter-module crossbar connection
  - JTAG/enhanced on-chip emulation (EOnCE) for unobtrusive, real-time debugging

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.



- Operating characteristics
  - Single supply: 3.0 V to 3.6 V
  - 5 V-tolerant I/O (except RESETB pin)
- LQFP packages:
  - 64-pin
  - 80-pin
  - 100-pin

### 

1	Over	view	4
	1.1	MC56F844xx/5xx/7xx product family	4
	1.2	56800EX 32-bit Digital Signal Controller (DSC) core	6
	1.3	Operation parameters	7
	1.4	On-chip memory and memory protection	7
	1.5	Interrupt Controller	8
	1.6	Peripheral highlights	8
	1.7	Block diagrams	15
2	MC5	6F847xx signal and pin descriptions	18
3	Signa	al groups	34
4	Orde	ring parts	35
	4.1	Determining valid orderable parts	35
5	Part i	dentification	35
	5.1	Description	35
	5.2	Format	36
	5.3	Fields	36
	5.4	Example	36
6	Term	inology and guidelines	36
	6.1	Definition: Operating requirement	36
	6.2	Definition: Operating behavior	37
	6.3	Definition: Attribute	37
	6.4	Definition: Rating	38
	6.5	Result of exceeding a rating	38
	6.6	Relationship between ratings and operating requirements	38
	6.7	Guidelines for ratings and operating requirements	39
	6.8	Definition: Typical value	39
	6.9	Typical value conditions	40
7	Ratin	gs	41

	7.2	Moisture handling ratings41
	7.3	ESD handling ratings
	7.4	Voltage and current operating ratings
8	Gener	al43
	8.1	General characteristics
	8.2	AC electrical characteristics
	8.3	Nonswitching electrical specifications45
	8.4	Switching specifications
	8.5	Thermal specifications
9	Periph	neral operating requirements and behaviors
	9.1	Core modules
	9.2	System modules
	9.3	Clock modules
	9.4	Memories and memory interfaces
	9.5	Analog60
	9.6	PWMs and timers
	9.7	Communication interfaces70
10	Desig	n Considerations
	10.1	Thermal design considerations
	10.2	Electrical design considerations
	10.3	Power-on Reset design considerations
11	Obtain	ning package dimensions
12	Pinou	t
	12.1	Signal Multiplexing and Pin Assignments81
	12.2	Pinout diagrams
13	Produ	ct documentation
14	Revis	on history

# **1** Overview

### 1.1 MC56F844xx/5xx/7xx product family

The following table lists major features, including features that differ among members of the family. Features not listed are shared by all members of the family.

Part									Μ	C56F	84								
Number	789	786	783	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
Core freq. (MHz)	100	100	100	100	100	100	80	80	80	80	80	80	80	80	60	60	60	60	60
Flash memory (KB)	256	256	256	128	128	128	96	96	64	64	256	256	128	128	128	96	96	64	64
FlevNVM/ FlexRAM (KB)	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2
Total flash memory (KB) <sup>1</sup>	288	288	288	160	160	160	128	128	96	96	288	288	160	160	160	128	128	96	96
RAM (KB)	32	32	32	24	24	24	16	16	8	8	32	32	24	24	24	16	16	8	8
Memory resource protection	Yes																		
Interrupt Controller	Yes																		
Windowed Computer Operating Properly (WCOP)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
External Watchdog	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Periodic Interrupt Timer (PIT)	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
Programm able Delay Block (PDB)	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
Quad Timer (TMR)	2x4																		

	Table 1.	56F844xx/5xx/7xx family
--	----------	-------------------------

Table continues on the next page...

MC56F847XX, Rev. 4.1, 01/2022

Table 1.	56F844xx/5xx/7xx family	y	(continued)
----------	-------------------------	---	-------------

Part									М	C56F	84								
Number	789	786	783	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
12-bit Cyclic ADC Channels (ADCA and ADCB)	2x8	2x8	2x8	2x8	2x8	2x8	2x8	2x5	2x8	2x5	2x8	2x8	2x8	2x8	2x8	2x8	2x5	2x8	2x5
12-bit Cyclic ADC Conversio n time (ADCA and ADCB)	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns	300 ns	600 ns	600 ns	600 ns	600 ns	600 ns	600 ns	600 ns	600 ns	600 ns
16-bit SAR ADC (with Temperat ure Sensor) channels (ADCC)	16	10	8	16	10	8	8	_	8	_	16	10	16	10	_	8	_	8	-
PWMA module:																			
High-res channels	8	8	8	8	8	8	8	6	8	6	0	0	0	0	0	0	0	0	0
Standard channels	4	1	1	4	1	1	1	0	1	0	12	12	12	12	9	9	6	9	6
Input capture channels <sup>2</sup>	12	9	9	12	9	9	9	6	9	6	12	12	12	12	9	9	6	9	6
PWMB Module: <sup>3</sup>																			
Standard channels	12	9	-	12	9 <sup>4</sup>	-	-	-	-	-	12	9 <sup>4</sup>	12	9 <sup>4</sup>	-	-	-	-	-
Input capture channels	12	7	-	12	7	-	-	-	-	-	12	7	12	7	-	-	-	-	-
12-bit DAC	1	1	1	1	1	1	1	1	1	1	1	1	-	-	1	-	-	-	-
Quad Decoder	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DMA	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Analog Comparat ors (CMP)	4	4	4	4	4	4	4	3	4	3	4	4	4	4	4	4	3	4	3
QSCI	3	3	2	3	3	2	2	2	2	2	3	3	3	3	2	2	2	2	2

Table continues on the next page ...

MC56F847XX, Rev. 4.1, 01/2022

Part									М	C56F	84								
Number	789	786	783	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
QSPI	3	2	1	3	2	1	1	1	1	1	3	2	3	2	1	1	1	1	1
I2C/ SMBus	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
FlexCAN	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
GPIO	86	68	54	86	68	54	54	39	54	39	86	68	86	68	54	54	39	54	39
LQFP package pin count	100	80	64	100	80	64	64	48	64	48	100	80	100	80	64	64	48	64	48

#### Table 1. 56F844xx/5xx/7xx family (continued)

1. Total flash memory includes FlexNVM, but assumes no FlexNVM is used with FlexRAM for EEPROM.

- 2. Input capture shares the pin with corresponding PWM channels.
- 3. PWMB is only available in 100-pin and 80-pin packages.

4. PWMB\_3A and PWMB\_3B outputs are available through the on-chip inter-module crossbar.

# 1.2 56800EX 32-bit Digital Signal Controller (DSC) core

- Efficient 32-bit 56800EX Digital Signal Processor (DSP) engine with modified dual Harvard architecture:
  - Three internal address buses
  - Four internal data buses: two 32-bit primary buses, one 16-bit secondary data bus, and one 16-bit instruction bus
  - 32-bit data accesses
  - Supports concurrent instruction fetches in the same cycle, and dual data accesses in the same cycle
  - 20 addressing modes
- As many as 100 million instructions per second (MIPS) at 100 MHz core frequency
- 162 basic instructions
- Instruction set supports both fractional arithmetic and integer arithmetic
- 32-bit internal primary data buses support 8-bit, 16-bit, and 32-bit data movement, plus addition, subtraction, and logical operations
- Single-cycle 16 × 16-bit -> 32-bit and 32 x 32-bit -> 64-bit multiplier-accumulator (MAC) with dual parallel moves
- 32-bit arithmetic and logic multi-bit shifter
- Four 36-bit accumulators, including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Bit reverse address mode, which effectively supports DSP and Fast Fourier Transform algorithms

- Full shadowing of the register stack for zero-overhead context saves and restores: nine shadow registers correspond to nine address registers (R0, R1, R2, R3, R4, R5, N, N3, M01)
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions enable compact code
- Enhanced bit manipulation instruction set
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack, with the stack's depth limited only by memory
- Priority level setting for interrupt levels
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging that is independent of processor speed

# 1.3 Operation parameters

- Up to 100 MHz operation at -40 °C to 105 °C ambient temperature
- Single 3.3 V power supply
- Supply range:  $V_{DD}$   $V_{SS}$  = 2.7 V to 3.6 V,  $V_{DDA}$   $V_{SSA}$  = 2.7 V to 3.6 V

# 1.4 On-chip memory and memory protection

- Modified dual Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Internal flash memory with security and protection to prevent unauthorized access
- Memory resource protection (MRP) unit to protect supervisor programs and resources from user programs
- Programming code can reside in flash memory during flash programming
- The dual-ported RAM controller supports concurrent instruction fetches and data accesses, or dual data accesses, by the DSC core.
  - Concurrent accesses provide increased performance.
  - The data and instruction arrive at the core in the same cycle, reducing latency.
- On-chip memory
  - Up to 144 KW program/data flash memory, including FlexNVM
  - Up to 16 KW dual port data/program RAM
  - Up to 16 KW FlexNVM, which can be used as additional program or data flash memory
  - Up to 1 KW FlexRAM, which can be configured as enhanced EEPROM (used in conjunction with FlexNVM) or used as additional RAM

# **1.5 Interrupt Controller**

- Five interrupt priority levels
  - Three user-programmable priority levels for each interrupt source: level 0, level 1, level 2
  - Unmaskable level 3 interrupts include illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction
  - Interrupt level 3 is highest priority and non-maskable. Its sources include:
    - Illegal instructions
    - Hardware stack overflow
    - SWI instruction
    - EOnce interrupts
    - Misaligned data accesses
  - Lowest-priority software interrupt: level LP
- Support for nested interrupts, so that a higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Masking of interrupt priority level is managed by the 56800EX core
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to System Integration Module (SIM) to restart clock when in wait and stop states
- Ability to relocate interrupt vector table

# **1.6 Peripheral highlights**

### 1.6.1 Enhanced Flex Pulse Width Modulator (eFlexPWM)

- Two PWM modules contain 4 identical submodules, each with up to 3 outputs per submodule, and up to 100 MHz PWM operating clock
- 16 bits of resolution for center, edge-aligned, and asymmetrical PWMs
- PWMA with NanoEdge high resolution
  - Fractional delay for enhanced resolution of the PWM period and edge placement
  - Arbitrary PWM edge placement
  - 390 ps PWM frequency and duty-cycle resolution when NanoEdge functionality is enabled.
  - Fractional clock digital dithering: 5-bit digital fractional clock accumulation for enhanced resolution of PWM period and edge placement, which is effectively equivalent to 390 ps resolution in the overall accumulative period.
- PWM outputs can be configured as complementary output pairs or independent outputs

- PWMB with 10 ns resolution at 100 MHz PWM operation clock
- Dedicated time-base counter with period and frequency control per submodule
- Independent top and bottom deadtime insertion for each complementary pair
- Independent control of both edges of each PWM output
- Enhanced input capture and output compare functionality on each input:
  - Channels not used for PWM generation can be used for buffered output compare functions.
  - Channels not used for PWM generation can be used for input capture functions.
  - Enhanced dual edge capture functionality
- Synchronization of submodule to external hardware (or other PWM) is supported.
- Double-buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half-cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware.
- Support for double-switching PWM outputs
- Up to eight fault inputs can be assigned to control multiple PWM outputs
  - Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Individual software control of each PWM output
- All outputs can be programmed to change simultaneously via a FORCE\_OUT event.
- PWMX pin can optionally output a third PWM signal from each submodule
- Option to supply the source for each complementary PWM signal pair from any of the following:
  - Crossbar module outputs
  - External ADC input, taking into account values set in ADC high and low limit registers

### 1.6.2 12-bit Analog-to-Digital Converter (Cyclic type)

- Two independent 12-bit analog-to-digital converters (ADCs):
  - 2 x 8-channel external inputs
  - Built-in x1, x2, x4 programmable gain pre-amplifier
  - Maximum ADC clock frequency up to 20 MHz, having period as low as 50 ns
  - Single conversion time of 8.5 ADC clock cycles
  - Additional conversion time of 6 ADC clock cycles
- Support of analog inputs for single-ended and differential conversions
- Sequential and parallel scan modes. Parallel mode includes simultaneous and independent scan modes.
- First 8 samples of each ADC have offset, limit and zero-crossing calculation supported

#### Peripheral highlights

- ADC conversions can be synchronized by *any* module connected to the internal crossbar module, such as PWM, timer, GPIO, and comparator modules.
- Support for hardware-triggering and software-triggering conversions
- Support for a multi-triggering mode with a programmable number of conversions on each trigger
- Each ADC has ability to scan and store up to 8 conversion results.
- Current injection protection

### 1.6.3 Inter-Module Crossbar and AND-OR-INVERT logic

- Provides generalized connections between and among on-chip peripherals: ADCs, 12-bit DAC, comparators, quad-timers, eFlexPWMs, PDBs, EWM, quadrature decoder, and select I/O pins
- User-defined input/output pins for all modules connected to the crossbar
- DMA request and interrupt generation from the crossbar
- Write-once protection for all registers
- AND-OR-INVERT function provides a universal Boolean function generator that uses a four-term sum-of-products expression, with each product term containing true or complement values of the four selected inputs (A, B, C, D).

### 1.6.4 Comparator

- Full rail-to-rail comparison range
- Support for high and low speed modes
- Selectable input source includes external pins and internal DACs
- Programmable output polarity
- 6-bit programmable DAC as a voltage reference per comparator
- Three programmable hysteresis levels
- Selectable interrupt on rising-edge, falling-edge, or toggle of a comparator output

### 1.6.5 12-bit Digital-to-Analog Converter

- 12-bit resolution
- Powerdown mode
- Automatic mode allows the DAC to automatically generate pre-programmed output waveforms, including square, triangle, and sawtooth waveforms (for applications like slope compensation)
- Programmable period, update rate, and range
- Output can be routed to an internal comparator, or optionally to an off-chip destination

### **1.6.6** Periodic Interrupt Timer (PIT) Modules

- 16-bit counter with programmable count modulo
- PITO is master and PIT1 is slave (if synchronizing both PITs)
- The output signals of both PIT0 and PIT1 are internally connected to a peripheral crossbar module
- Can run when the CPU is in Wait/Stop modes. Can also wake up the CPU from Wait/Stop modes.
- In addition to its existing bus clock (up to 100 MHz), 3 alternate clock sources for the counter clock are available:
  - Crystal oscillator output
  - 8 MHz / 400 kHz ROSC (relaxation oscillator output)
  - On-chip low-power 32 kHz oscillator

### 1.6.7 Programmable Delay Block (PDB) Modules

- 16-bit counter with programmable count modulo and delay time
- Counter is initiated by positive transition of internal or external trigger pulse
- Support for synchronizing PWM and ADC conversions
- Two PDB outputs can be ORed together to schedule two conversions from one input trigger event
- PDB outputs can be used to schedule precise edge placement for a pulsed output that generates the control signal for the CMP windowing comparison
- Support for continuous mode or single shot mode
- Bypass mode supported

### 1.6.8 Quad Timer

- Four 16-bit up/down counters, with a programmable prescaler for each counter
- Operation modes: edge count, gated count, signed count, capture, compare, PWM, signal shot, single pulse, pulse string, cascaded, quadrature decode
- Programmable input filter
- Counting start can be synchronized across counters

### 1.6.9 Queued Serial Communications Interface (QSCI) modules

- Operating clock can be up to two times the CPU operating frequency
- Four-word-deep FIFOs available on both transmit and receive buffers
- Standard mark/space non-return-to-zero (NRZ) format

#### Peripheral highlights

- 13-bit integer and 3-bit fractional baud rate selection
- Full-duplex or single-wire operation
- Programmable 8-bit or 9-bit data format
- Error detection capability
- Two receiver wakeup methods:
  - Idle line
  - Address mark
- 1/16 bit-time noise detection

### 1.6.10 Queued Serial Peripheral Interface (QSPI) modules

- Maximum 25 Mbit/s baud rate
- Selectable baud rate clock sources for low baud rate communication
- Baud rate as low as the maximum Baud rate / 4096
- Full-duplex operation
- Master and slave modes
- Double-buffered operation with separate transmit and receive registers
- Four-word-deep FIFOs available on transmit and receive buffers
- Programmable length transmissions (2 bits to 16 bits)
- Programmable transmit and receive shift order (MSB as first bit transmitted)

# 1.6.11 Inter-Integrated Circuit (I2C)/System Management Bus (SMBus) modules

- Compatible with I2C bus standard
- Support for System Management Bus (SMBus) specification, version 2
- Multi-master operation
- General call recognition
- 10-bit address extension
- Start/Repeat and Stop indication flags
- Support for dual slave addresses or configuration of a range of slave addresses
- Programmable glitch input filter

### 1.6.12 Flex Controller Area Network (FlexCAN) module

- Clock source from PLL or XOSC/CLKIN
- Implementation of CAN protocol Version 2.0 A/B
- Standard and extended data frames
- Data length of 0 to 8 bytes
- Programmable bit rate up to 1 Mbps

- Support for remote frames
- Sixteen Message Buffers: each Message Buffer can be configured as receive or transmit, and supports standard and extended messages
- Individual Rx Mask Registers per Message Buffer
- Internal timer for time-stamping of received and transmitted messages
- Listen-only mode capability
- Programmable loopback mode, supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number, or highest priority
- Global network time, synchronized by a specific message
- Low power modes, with programmable wakeup on bus activity

### 1.6.13 Computer Operating Properly (COP) watchdog

- Programmable timeout period
- Support for operation in all power modes: run mode, wait mode, stop mode
- Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
- Selectable reference clock source in support of EN60730 and IEC61508
- Selectable clock sources:
  - External crystal oscillator / External clock source
  - On-chip low-power 32 kHz oscillator
  - System bus (IPBus up to 100 MHz)
  - 8 MHz / 400 kHz ROSC
- Support for interrupt triggered when the counter reaches the timeout value

### 1.6.14 External Watchdog Monitor (EWM)

- Monitors external circuit as well as the software flow
- Programmable timeout period
- Interrupt capability prior to timeout
- Independent output (EWM\_OUT\_b) that places external circuit (but not CPU and peripheral) in a safe mode when EWM timeout occurs
- Selectable reference clock source in support of EN60730 and IEC61508
- Wait mode and Stop mode operation is not supported.
- Selectable clock sources:
  - External crystal oscillator / External clock source
  - On-chip low-power 32 kHz oscillator
  - System bus (IPBus up to 100 MHz)
  - 8 MHz / 400 kHz ROSC

MC56F847XX, Rev. 4.1, 01/2022

#### 1.6.15 Power supervisor

- Power-on reset (POR) is released after VDD > 2.7 V during supply is ramped up; CPU, peripherals, and JTAG/EOnCE controllers exit RESET state
- Brownout reset ( $V_{DD} < 2.0 \text{ V}$ )
- Critical warn low-voltage interrupt (LVI 2.2 V)
- Peripheral low-voltage warning interrupt (LVI 2.7 V)

### 1.6.16 Phase-locked loop

- Wide programmable output frequency: 240 MHz to 400 MHz
- Input reference clock frequency: 8 MHz to 16 MHz
- Detection of loss of lock and loss of reference clock
- Ability to power down

### 1.6.17 Clock sources

#### 1.6.17.1 On-chip oscillators

- Tunable 8 MHz relaxation oscillator with 400 kHz at standby mode (divide-by-two output)
- 32 kHz low frequency clock as secondary clock source for COP, EWM, PIT

#### 1.6.17.2 Crystal oscillator

- Support for both high ESR crystal oscillator (ESR greater than 100  $\Omega$ ) and ceramic resonator
- Operating frequency: 4–16 MHz

### 1.6.18 Cyclic Redundancy Check (CRC) generator

- Hardware 16/32-bit CRC generator
- High-speed hardware CRC calculation
- Programmable initial seed value
- Programmable 16/32-bit polynomial
- Error detection for all single, double, odd, and most multi-bit errors

- Option to transpose input data or output data (CRC result) bitwise or bytewise,<sup>1</sup> which is required for certain CRC standards
- Option for inversion of final CRC result

# 1.6.19 General Purpose I/O (GPIO)

- 5 V tolerance (except RESET\_B )
- Individual control of peripheral mode or GPIO mode for each pin
- Programmable push-pull or open drain output
- Configurable pullup or pulldown on all input pins
- All pins (except JTAG, RESET\_B ) default to be GPIO inputs
- 2 mA / 9 mA capability
- Controllable output slew rate

# 1.7 Block diagrams

The 56800EX core is based on a modified dual Harvard-style architecture, consisting of three execution units operating in parallel, and allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set enable straightforward generation of efficient and compact code for the DSP and control functions. The instruction set is also efficient for C compilers, to enable rapid development of optimized control applications.

The device's basic architecture appears in Figure 1 and Figure 2. Figure 1 shows how the 56800EX system buses communicate with internal memories, and the IPBus interface and the internal connections among the units of the 56800EX core. Figure 2 shows the peripherals and control blocks connected to the IPBus bridge. See the specific device's Reference Manual for details.

<sup>1.</sup> A bytewise transposition is not possible when accessing the CRC data register via 8-bit accesses. In this case, user software must perform the bytewise transposition.

**Clock sources** 




Figure 1. 56800EX basic block diagram




Figure 2. System diagram

After reset, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses, must be programmed through the GPIO module peripheral enable registers (GPIO\_x\_PER) and the SIM module GPIO peripheral select (GPSx) registers. All GPIO ports can be individually programmed as an input or output (using bit manipulation).

- There are 2 PWM modules: PWMA, PWMB. Each PWM module has 4 submodules: PWMA has PWMA\_0, PWMA\_1, PWMA\_2, PWMA\_3; PWMB has PWMB\_0, PWMB\_1, PWMB\_2, PWMB\_3. Each PWM module's submodules have 3 pins (A, B, X) each, with the syntax for the pins being PWMA\_0A, PWMA\_0B, PWMA\_0X, and PWMA\_1A, PWMA\_1B, PWMA\_1X, and so on. Each submodule pin can be configured as a PWM output or as a capture input.
- PWMA\_FAULT0, PWMA\_FAULT1, and similar signals are inputs used to disable selected PWMA (or PWMB) outputs, in cases where the fault conditions originate off-chip.
- EWM\_OUT\_B is the output of the External Watchdog Module (EWM), and is active low (denoted by the "\_B" part of the syntax).

For the MC56F84**7XX** products, which use 64-pin LQFP, 80-pin LQFP, and 100-pin LQFP packages:

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description			
V <sub>DD</sub>	7	-	-	Supply	Supply	I/O Power — Supplies 3.3 V power to the			
V <sub>DD</sub>	43	35	29			chip I/O interface.			
V <sub>DD</sub>	67	54	44						
V <sub>DD</sub>	96	76	60						
V <sub>SS</sub>	8	-	-	Supply	Supply	I/O Ground — Provide ground for the			
V <sub>SS</sub>	15	11	-			device I/O interface.			
V <sub>SS</sub>	44	36	30						
V <sub>SS</sub>	66	53	43						
V <sub>SS</sub>	97	77	61						
V <sub>DDA</sub>	31	26	22	Supply	Supply	Analog Power — Supplies 3.3 V power to the analog modules. It must be connected to a clean analog power supply.			
V <sub>SSA</sub>	32	27	23	Supply	Supply	Analog Ground — Supplies an analog ground to the analog modules. It must be connected to a clean power supply.			

 Table 2.
 Signal descriptions

Table continues on the next page ...

MC56F847XX, Rev. 4.1, 01/2022

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
V <sub>CAP</sub> V <sub>CAP</sub> V <sub>CAP</sub>	16 35 93	12 30 73	- 26 57	On-chip regulator output voltage	On-chip regulator output voltage	Connect a 2.2uF or greater bypass capacitor between this pin and V <sub>SS</sub> to stabilize the core voltage regulator output required for proper device operation. V <sub>CAP</sub> is used to observe core voltage.
TDI	100	80	64	Input	Input, internal pullup enabled	Test Data Input — Provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an internal pullup resistor. After reset, the default state is TDI.
(GPIOD0)				Input/ Output	Input, internal pullup enabled	GPIO Port D0
TDO	98	78	62	Output	Output	Test Data Output — This tri-stateable pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states, and it changes on the falling edge of TCK. After reset, the default state is TDO.
(GPIOD1)				Input/ Output	Input, internal pullup enabled	GPIO Port D1
тск	1	1	1	Input	Input, internal pullup enabled	Test Clock Input — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pullup resistor. A Schmitt-trigger input is used for noise immunity. After reset, the default state is TCK.
(GPIOD2)				Input/ Output	Input, internal pullup enabled	GPIO Port D2
TMS	99	79	63	Input	Input, internal pullup enabled	Test Mode Select Input — Used to sequence the JTAG TAP controller state machine. It is sampled on the rising edge of TCK and has an internal pullup resistor. After reset, the default state is TMS.
						<b>NOTE:</b> Always tie the TMS pin to V <sub>DD</sub> through a 2.2K resistor, if needed to keep an on-board debug capability. Otherwise, tie the TMS pin directly to V <sub>DD</sub> .
(GPIOD3)				Input/ Output	Input, internal	GPIO Port D3

Table 2. Signal descriptions (continued)

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
					pullup enabled	
RESET or RESETB	2	2	2	Input	Input, internal pullup enabled (This pin is 3.3V only.)	Reset — A direct hardware reset on the processor. When RESET is asserted low, the device is initialized and placed in the reset state. A Schmitt-trigger input is used for noise immunity. The internal reset signal is deasserted synchronously with the internal clocks after a fixed number of internal clocks. After reset, the default state is RESET. To filter noise on the RESETB pin, install a capacitor (up to 0.1 uF) on it.
(GPIOD4)				Input/ Open-drain Output	Input, internal pullup enabled	GPIO Port D4 — Can be individually programmed as an input or open-drain output pin. RESET functionality is disabled in this mode and the device can be reset only through Power-On Reset (POR), COP reset, or software reset.
GPIOA0	22	17	13	Input/ Output	Input	GPIO Port A0; after reset, the default state is GPIOA0.
(ANA0&CMPA_IN3)				Input		ANA0 is input to channel 0 of ADCA; CMPA_IN3 is input 3 of analog comparator A. When used as an analog input, the signal goes to both places (ANA0 and CMPA_IN3), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
(CMPC_O)				Output		Analog comparator C output
GPIOA1	23	18	14	Input/ Output	Input	GPIO Port A1: After reset, the default state is GPIOA1.
(ANA1&CMPA_IN0)				Input	-	ANA1 is input to channel 1 of ADCA; CMPA_IN0 is input 0 of analog comparator A. When used as an analog input, the signal goes to both places (ANA1 and CMPA_IN0), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA2	24	19	15	Input/ Output	Input	GPIO Port A2: After reset, the default state is GPIOA2.
(ANA2&VREFHA&CMPA_I N1)				Input		ANA2 is input to channel 2 of ADCA; VREFHA is the reference high of ADCA; CMPA_IN1 is input 1 of analog comparator A. When used as an analog input, the signal goes to both places (ANA2 and CMPA_IN1), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin. This input can be configured as either ANA2 or VREFHA using the ADCA control register.

 Table 2. Signal descriptions (continued)

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOA3	25	20	16	Input/ Output	Input	GPIO Port A3: After reset, the default state is GPIOA3.
(ANA3&VREFLA&CMPA_I N2)				Input		ANA3 is input to channel 3 of ADCA; VREFLA is the reference low of ADCA; CMPA_IN2 is input 2 of analog comparator A. When used as an analog input, the signal goes to both places (ANA3 and CMPA_IN2), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin. This input can be configured as either ANA3 or VREFLA using the ADCA control register.
GPIOA4	21	16	12	Input/ Output	Input	GPIO Port A4: After reset, the default state is GPIOA4.
(ANA4&ANC8&CMPD_IN0 )				Input		ANA4 is input to channel 4 of ADCA; ANC8 is input to channel 8 of ADCC; CMPD_IN0 is input 0 of analog comparator D. When used as an analog input, the signal goes to all three places (ANA4 and ANC8 and CMPA_IN0), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA5	20	15	11	Input/ Output	Input	GPIO Port A5: After reset, the default state is GPIOA5.
(ANA5&ANC9)	-			Input		ANA5 is input to channel 5 of ADCA; ANC9 is input to channel 9 of ADCC. When used as an analog input, the signal goes to both places (ANA5 and ANC9), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA6	19	14	10	Input/ Output	Input	GPIO Port A6: After reset, the default state is GPIOA6.
(ANA6&ANC10)				Input		ANA6 is input to channel 6 of ADCA; ANC10 is input to channel 10 of ADCC. When used as an analog input, the signal goes to both places (ANA6 and ANC10), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA7	17	13	9	Input/ Output	Input	GPIO Port A7: After reset, the default state is GPIOA7.
(ANA7&ANC11)				Input		ANA7 is input to channel 7 of ADCA; ANC11 is input to channel 11 of ADCC. When used as an analog input, the signal goes to both places (ANA7 and ANC11), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.

Table 2. Signal descriptions (continued)

Table 2.	Signal	descriptions	(continued)	)
----------	--------	--------------	-------------	---

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOA8	18	-	-	Input/ Output	Input	GPIO Port A8: After reset, the default state is GPIOA8.
(ANC16&CMPD_IN1)				Input		ANC16 is input to channel 16 of ADCC; CMPD_IN1 is input 1 of analog comparator D. When used as an analog input, the signal goes to both places (ANC16 and CMPD_IN1), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA9	14	-	-	Input/ Output	Input	GPIO Port A9: After reset, the default state is GPIOA9.
(ANC17&CMPD_IN2)				Input		ANC17 is input to channel 17 of ADCC; CMPD_IN2 is input 2 of analog comparator D. When used as an analog input, the signal goes to both places (ANC17 and CMPD_IN2), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA10	13	-	-	Input/ Output	Input	GPIO Port A10: After reset, the default state is GPIOA10.
(ANC18&CMPD_IN3)				Input	ANC18 is input to channel 18 of ADCC; CMPD_IN3 is input 3 of analog comparator D. When used as an analog input, the signal goes to both places (ANC18 and CMPD_IN3), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.	
GPIOA11	37	32	-	Input/ Output	Input	GPIO Port A11: After reset, the default state is GPIOA11.
(ANC19&VREFHC)				Input		ANC19 is input to channel 19 of ADCC. VREFHC is the analog reference high of ADCC.
GPIOB0	33	28	24	Input/ Output	Input	GPIO Port B0: After reset, the default state is GPIOB0.
(ANB0&CMPB_IN3)				Input		ANB0 is input to channel 0 of ADCB; CMPB_IN3 is input 3 of analog comparator B. When used as an analog input, the signal goes to both places (ANB0 and CMPB_IN3), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOB1	34	29	25	Input/ Output	Input	GPIO Port B1: After reset, the default state is GPIOB1.
(ANB1&CMPB_IN0)				Input		ANB1 is input to channel 1 of ADCB; CMPB_IN0 is input 0 of analog comparator B. When used as an analog input, the signal goes to both places (ANB1 and CMPB_IN0), but the glitch on this pin

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
						during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOB2	36	31	27	Input/ Output	Input	GPIO Port B2: After reset, the default state is GPIOB2.
(ANB2&VREFHB&CMPC_I N3)				Input		ANB2 is input to channel 2 of ADCB; VREFHB is the reference high of ADCB; CMPC_IN3 is input 3 of analog comparator C. When used as an analog input, the signal goes to both places (ANB2 and CMPC_IN3), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin. This input can be configured as either ANB2 or VREFHB using the ADCB control register.
GPIOB3	42	34	28	Input/ Output	Input	GPIO Port B3: After reset, the default state is GPIOB3.
(ANB3&VREFLB&CMPC_I N0)				Input		ANB3 is input to channel 3 of ADCB; VREFLB is the reference low of ADCB; CMPC_IN0 is input 0 of analog comparator C. When used as an analog input, the signal goes to both places (ANB3 and CMPC_IN0), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin. This input can be configured as either ANB3 or VREFLB using the ADCB control register.
GPIOB4	30	25	21	Input/ Output	Input	GPIO Port B4: After reset, the default state is GPIOB4.
(ANB4&ANC12&CMPC_IN 1)				Input		ANB4 is input to channel 4 of ADCB; ANC12 is input to channel 12 of ADCC; CMPC_IN1 is input 1 of analog comparator C. When used as an analog input, the signal goes to all three places (ANB4 and ANC12 and CMPC_IN1), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB5	29	24	20	Input/ Output	Input	GPIO Port B5: After reset, the default state is GPIOB5.
(ANB5&ANC13&CMPC_IN 2)				Input		ANB5 is input to channel 5 of ADCB; ANC13 is input to channel 13 of ADCC; CMPC_IN2 is input 2 of analog comparator C. When used as an analog input, the signal goes to all three places (ANB5 and ANC13 and CMPC_IN2), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB6	28	23	19	Input/ Output	Input	GPIO Port B6: After reset, the default state is GPIOB6.

Table 2. Signal descriptions (continued)

Table continues on the next page...

#### MC56F847XX, Rev. 4.1, 01/2022

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(ANB6&ANC14&CMPB_IN 1)				Input		ANB6 is input to channel 6 of ADCB; ANC14 is input to channel 14 of ADCC; CMPB_IN1 is input 1 of analog comparator B. When used as an analog input, the signal goes to all three places (ANB6 and ANC14 and CMPB_IN1), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB7	26	21	17	Input/ Output	Input	GPIO Port B7: After reset, the default state is GPIOB7.
(ANB7&ANC15&CMPB_IN 2)				Input		ANB7 is input to channel 7 of ADCB; ANC15 is input to channel 14 of ADCC; CMPB_IN2 is input 2 of analog comparator B. When used as an analog input, the signal goes to all three places (ANB7 and ANC15 and CMPB_IN2), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB8	38	33	33	Input/ Output	Input	GPIO Port B8: After reset, the default state is GPIOB8.
(ANC20&VREFLC)				Input		ANC20 is input to channel 20 of ADCC; VREFLC is the reference low of ADCC .
GPIOB9	39	-	-	Input/ Output	Input	GPIO Port B9: After reset, the default state is GPIOB9.
(ANC21)				Input	-	Input to channel 21 of ADCC
(XB_IN9)				Input	_	Crossbar module input 9
(MISO2)				Input/ Output		Master in/slave out for SPI2 —In master mode, MISO2 pin is the data input. In slave mode, MISO2 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
GPIOB10	40	-	-	Input/ Output	Input	GPIO Port B10: After reset, the default state is GPIOB10.
(ANC22)				Input	1	Input to channel 22 of ADCC
(XB_IN8)	1			Input	1	Crossbar module input 8
(MOSI2)				Input/ Output		Master out/slave in for SPI2— In master mode, MOSI2 pin is the data output. In slave mode, MOSI2 pin is the data input.
GPIOB11	41	-	-	Input/ Output	Input	GPIO Port B11: After reset, the default state is GPIOB11.
(ANC23)	1			Input	1	Input to channel 23 of ADCC
(XB_IN7)	1			Input	1	Crossbar module input 7
(SCLK2)				Input/ Output		SPI2 serial clock — In master mode, SCLK2 pin is an output, clocking slaved

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
						listeners. In slave mode, SCLK2 pin is the data clock input.
GPIOC0	3	3	3	Input/ Output	Input	GPIO Port C0: After reset, the default state is GPIOC0.
(EXTAL)				Analog Input		The external crystal oscillator input (EXTAL) connects the internal crystal oscillator input to an external crystal or ceramic resonator.
(CLKIN0)				Input		External clock input. <sup>1</sup>
GPIOC1	4	4	4	Input/ Output	Input	GPIO Port C1: After reset, the default state is GPIOC1.
(XTAL)				Analog Output		The external crystal oscillator output (XTAL) connects the internal crystal oscillator output to an external crystal or ceramic resonator.
GPIOC2	5	5	5	Input/ Output	Input	GPIO Port C2: After reset, the default state is GPIOC2.
(TXD0)				Output	-	SCI0 transmit data output or transmit/ receive in single-wire operation
(TB0)				Input/ Output		Quad timer module B channel 0 input/ output
(XB_IN2)				Input		Crossbar module input 2
(CLKO0)				Output		Buffered clock output 0: the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
GPIOC3	11	9	7	Input/ Output	Input	GPIO Port C3: After reset, the default state is GPIOC3.
(TA0)				Input/ Output		Quad timer module A channel 0 input/ output
(CMPA_O)				Output	-	Analog comparator A output
(RXD0)				Input		SCI0 receive data input
(CLKIN1)				Input		External clock input 1
GPIOC4	12	10	8	Input/ Output	Input	GPIO Port C4: After reset, the default state is GPIOC4.
(TA1)				Input/ Output		Quad timer module A channel 1 input/ output
(CMPB_O)				Output	-	Analog comparator B output
(XB_IN8)				Input	1	Crossbar module input 8
(EWM_OUT_B)				Output	1	External Watchdog Module output
GPIOC5	27	22	18	Input/ Output	Input	GPIO Port C5: After reset, the default state is GPIOC5.
(DACO)				Analog Output		12-bit digital-to-analog output

Table 2. Signal descriptions (continued)

Table 2.	Signal	descriptions	(continued)	)
----------	--------	--------------	-------------	---

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(XB_IN7)				Input		Crossbar module input 7
GPIOC6	49	39	31	Input/ Output	Input	GPIO Port C6: After reset, the default state is GPIOC6
(TA2)				Input/ Output		Quad timer module A channel 2 input/ output
(XB_IN3)				Input		Crossbar module input 3
(CMP_REF)				Analog Input		Input 5 of analog comparator A and B and C and D.
GPIOC7	50	40	32	Input/ Output	Input	GPIO Port C7: After reset, the default state is GPIOC7.
(SS0_B)				Input/ Output		In slave mode, SS0_B indicates to the SPI module that the current transfer is to be received.
(TXD0)				Output		SCI0 transmit data output or transmit/ receive in single-wire operation
GPIOC8	52	41	33	Input/ Output	Input	GPIO Port C8: After reset, the default state is GPIOC8.
(MISO0)				Input/ Output		Master in/slave out —In master mode, MISO0 pin is the data input. In slave mode, MISO0 pin is the data output. The MISO0 line of a slave device is placed in the high- impedance state if the slave device is not selected.
(RXD0)				Input		SCI0 receive data input.
(XB_IN9)				Input		Crossbar module input 9
GPIOC9	53	42	34	Input/ Output	Input	GPIO Port C9: After reset, the default state is GPIOC9.
(SCLK0)				Input/ Output		SPI0 serial clock — In master mode, SCLK0 pin is an output, clocking slaved listeners. In slave mode, SCLK0 pin is the data clock input.
(XB_IN4)				Input	1	Crossbar module input 4
GPIOC10	54	43	35	Input/ Output	Input	GPIO Port C10: After reset, the default state is GPIOC10.
(MOSI0)				Input/ Output		Master out/slave in — In master mode, MOSI0 pin is the data output. In slave mode, MOSI0 pin is the data input.
(XB_IN5)				Input	1	Crossbar module input 5
(MISO0)				Input/ Output		Master in/slave out — In master mode, MISO0 pin is the data input. In slave mode, MISO0 pin is the data output. The MISO0 line of a slave device is placed in the high- impedance state if the slave device is not selected.

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOC11	58	47	37	Input/ Output	Input	GPIO Port C11: After reset, the default state is GPIOC11.
(CANTX)				Open-drain Output		CAN transmit data output
(SCL1)				Input/ Open-drain Output		I <sup>2</sup> C1 serial clock
(TXD1)				Output		SCI1 transmit data output or transmit/ receive in single wire operation
GPIOC12	59	48	38	Input/ Output	Input	GPIO Port C12: After reset, the default state is GPIOC12.
(CANRX)				Input	-	CAN receive data input
(SDA1)				Input/ Open-drain Output		I <sup>2</sup> C1 serial data line
(RXD1)				Input		SCI1 receive data input
GPIOC13	76	61	49	Input/ Output	Input	GPIO Port C13: After reset, the default state is GPIOC13.
(TA3)				Input/ Output		Quad timer module A channel 3 input/ output
(XB_IN6)				Input		Crossbar module input 6
(EWM_OUT_B)				Output		External Watchdog Module output
GPIOC14	87	70	55	Input/ Output	Input	GPIO Port C14: After reset, the default state is GPIOC14.
(SDA0)				Input/ Open-drain Output		I <sup>2</sup> C0 serial data line
(XB_OUT4)				Output		Crossbar module output 4
GPIOC15	88	71	56	Input/ Output	Input	GPIO Port C15: After reset, the default state is GPIOC15.
(SCL0)				Input/ Open-drain Output		I <sup>2</sup> C0 serial clock
(XB_OUT5)				Input		Crossbar module output 5
GPIOD5	10	8	-	Input/ Output	Input	GPIO Port D5: After reset, the default state is GPIOD5.
(RXD2)				Input	1	SCI2 receive data input
(XB_IN5)				Input	1	Crossbar module input 5
(XB_OUT9)				Output	1	Crossbar module output 9
GPIOD6	9	7	-	Input/ Output	Input	GPIO Port D6: After reset, the default state is GPIOD6.
(TXD2)				Output		SCI2 transmit data output or transmit/ receive in single-wire operation

Table 2. Signal descriptions (continued)

Table 2.	Signal	descriptions	(continued)	)
----------	--------	--------------	-------------	---

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(XB_IN4)				Input		Crossbar module input 4
(XB_OUT8)				Output	1	Crossbar module output 8
GPIOD7	47	37	-	Input/ Output	Input	GPIO Port D7: After reset, the default state is GPIOD7.
(XB_OUT11)				Output		Crossbar module output 11
(XB_IN7)				Input		Crossbar module input 7
(MISO1)				Input/ Output		Master in/slave out for SPI1 —In master mode, MISO1 pin is the data input. In slave mode, MISO1 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
GPIOE0	68	55	45	Input/ Output	Input	GPIO Port E0: After reset, the default state is GPIOE0.
PWMA_0B				Input/ Output		PWM module A (NanoEdge), submodule 0, output B or input capture B
GPIOE1	69	56	46	Input/ Output	Input	GPIO Port E1: After reset, the default state is GPIOE1.
(PWMA_0A)				Input/ Output		PWM module A (NanoEdge), submodule 0, output A or input capture A
GPIOE2	74	59	47	Input/ Output	Input	GPIO Port E2: After reset, the default state is GPIOE2.
(PWMA_1B)				Input/ Output		PWM module A (NanoEdge), submodule 1, output B or input capture B
GPIOE3	75	60	48	Input/ Output	Input	GPIO Port E3: After reset, the default state is GPIOE3.
(PWMA_1A)				Input/ Output		PWM module A (NanoEdge), submodule 1, output A or input capture A
GPIOE4	82	65	51	Input/ Output	Input	GPIO Port E4: After reset, the default state is GPIOE4.
(PWMA_2B)				Input/ Output		PWM module A (NanoEdge), submodule 2, output B or input capture B
(XB_IN2)				Input	1	Crossbar module input 2
GPIOE5	83	66	52	Input/ Output	Input	GPIO Port E5: After reset, the default state is GPIOE5.
(PWMA_2A)				Input/ Output		PWM module A (NanoEdge), submodule 2, output A or input capture A
(XB_IN3)				Input	1	Crossbar module input 3
GPIOE6	84	67	53	Input/ Output	Input	GPIO Port E6: After reset, the default state is GPIOE6.
(PWMA_3B)				Input/ Output		PWM module A (NanoEdge), submodule 3, output B or input capture B
(XB_IN4)				Input	7	Crossbar module input 4

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(PWMB_2B)				Input/ Output		Note: PWMB_2B is not available on 64LQFP devices.
GPIOE7	85	68	54	Input/ Output	Input	GPIO Port E7: After reset, the default state is GPIOE7.
(PWMA_3A)				Input/ Output		PWM module A (NanoEdge), submodule 3, output A or input capture A
(XB_IN5)				Input		Crossbar module input 5
(PWMB_2A)				Input/ Output		PWM module B, submodule 2, output A or input capture A. Note: PWMB_2A is not available on 64LQFP devices.
GPIOE8	72	-	-	Input/ Output	Input	GPIO Port E8: After reset, the default state is GPIOE8.
(PWMB_2B)				Input/ Output		PWM module B, submodule 2, output B or input capture B
(PWMA_FAULT0)				Input		PWM module A fault input 0 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
GPIOE9	73	-	-	Input/ Output	Input	GPIO Port E9: After reset, the default state is GPIOE9.
(PWMB_2A)				Input/ Output		PWM module B, submodule 2, output A or input capture A
(PWMA_FAULT1)				Input		PWM module A fault input 1 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
GPIOF0	55	44	36	Input/ Output	Input	GPIO Port F0: After reset, the default state is GPIOF0.
(XB_IN6)				Input	-	Crossbar module input 6
(TB2)				Input/ Output		Quad timer module B channel 2 input/ output
(SCLK1)				Input/ Output		SPI1 serial clock — In master mode, SCLK1 pin is an output, clocking slaved listeners. In slave mode, SCLK1 pin is the data clock input. Note: SCLK1 is not available on 64LQFP and 48LQFP devices.
GPIOF1	77	62	50	Input/ Output	Input	GPIO Port F1: After reset, the default state is GPIOF1.
(CLKO1)				Output		Buffered clock output 1: the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
(XB_IN7)				Input		Crossbar module input 6
(CMPD_O)				Output		Analog comparator D output

Table 2. Signal descriptions (continued)

Table 2.	Signal	descriptions	(continued)	
----------	--------	--------------	-------------	--

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description	
GPIOF2	60	49	39	Input/ Output	Input	GPIO Port F2: After reset, the default state is GPIOF2.	
(SCL1)				Input/ Open-drain Output		I <sup>2</sup> C1 serial clock	
(XB_OUT6)				Output		Crossbar module output 6	
GPIOF3	61	50	40	Input/ Output	Input	GPIO Port F3: After reset, the default state is GPIOF3.	
(SDA1)				Input/ Open-drain Output	-	I <sup>2</sup> C1 serial data line	
(XB_OUT7)				Output		Crossbar module output 7	
GPIOF4	62	51	41	Input/ Output	Input	GPIO Port F4: After reset, the default state is GPIOF4.	
(TXD1)				Output		SCI1 transmit data output or transmit/ receive in single wire operation	
(XB_OUT8)				Output		Crossbar module output 8	
GPIOF5	63	52	42	Input/ Output	Input	GPIO Port F5: After reset, the default state is GPIOF5.	
(RXD1)				Input		SCI1 receive data input	
(XB_OUT9)				Output		Crossbar module output 9	
GPIOF6	94	74	58	Input/ Output	Input	GPIO Port F6: After reset, the default state is GPIOF6.	
(TB2)				Input/ Output		Quad timer module B Channel 2 input/ output	
(PWMA_3X)				Input/ Output		PWM module A, submodule 3, output X or input capture X	
(PWMB_3X)				Input/ Output		PWM module B, submodule 3, output X or input capture X. Note: PWMB_3X is not available on 64LQFP devices.	
(XB_IN2)				Input		Crossbar module input 2	
GPIOF7	95	75	59	Input/ Output	Input	GPIO Port F7: After reset, the default state is GPIOF7.	
(TB3)				Input/ Output		Quad timer module B Channel 3 input/ output	
(CMPC_O)				Output	]	Analog comparator C output	
(SS1_B)				Input/ Output		In slave mode, SS1_B indicates to the SPI1 module that the current transfer is to be received. Note: SS1_B is not available on 64LQFP devices.	
(XB_IN3)				Input		Crossbar module input 3	
GPIOF8	6	6	6	Input/ Output	Input	GPIO Port F8: After reset, the default state is GPIOF8.	
(RXD0)				Input		SCI0 receive data input	

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(TB1)				Input/ Output		Quad timer module B channel 1 input/ output
(CMPD_O)				Output		Analog comparator D output
GPIOF9	57	46	-	Input/ Output	Input	GPIO Port F9: After reset, the default state is GPIOF9.
(RXD2)				Input		SCI2 receive data input
(PWMA_FAULT7)				Input		PWM module A fault input 7 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
(PWMB_FAULT7)				Input		PWM module B fault input 7 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
(XB_OUT11)				Output		Crossbar module output 11
GPIOF10	56	45	-	Input/ Output	Input	GPIO Port F10: After reset, the default state is GPIOF10.
(TXD2)				Input/ Output		SCI2 transmit data output or transmit/ receive in single-wire operation
(PWMA_FAULT6)				Input		PWM module A fault input 6 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
(PWMB_FAULT6)				Input		PWM module B fault input 6 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
(XB_OUT10)				Output		Crossbar module output 10
GPIOF11	45	-	-	Input/ Output	Input	GPIO Port F11: After reset, the default state is GPIOF11.
(TXD0)				Output		SCI0 transmit data output or transmit/ receive in single-wire operation
(XB_IN11)				Input		Crossbar module input 11
GPIOF12	89	-	-	Input/ Output	Input	GPIO Port F12: After reset, the default state is GPIOF12.
(MISO1)				Input/ Output		Master in/slave out for SPI1 —In master mode, MISO1 pin is the data input. In slave mode, MISO1 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
(PWMB_FAULT2)				Input		PWM module B fault input 2 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip

Table 2.	Signal descriptions	(continued)
----------	---------------------	-------------

Table 2.	Signal	descriptions	(continued)	)
----------	--------	--------------	-------------	---

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOF13	90	-	-	Input/ Output	Input	GPIO Port F13: After reset, the default state is GPIOF13.
(MOSI1)					_	
(PWMB_FAULT1)				Input		PWM module B fault input 1 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
GPIOF14	91	-	-	Input/ Output	Input	GPIO Port F14: After reset, the default state is GPIOF14.
(SCLK1)				Input/ Output		SPI1 serial clock — In master mode, SCLK1 pin is an output, clocking slaved listeners. In slave mode, SCLK1 pin is the data clock input. Note: SCLK1 is not available on 48LQFP and 64LQFP devices.
(PWMB_FAULT0)				Input		PWM module B fault input 0 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
GPIOF15	46	-	-	Input/ Output	Input	GPIO Port F15: After reset, the default state is GPIOF15.
(RXD0)				Input		SCI0 receive data input
(XB_IN10)				Input		Crossbar module input 10
GPIOG0	78	63	3 -	Input/ Output	Input	GPIO Port G0: After reset, the default state is GPIOG0.
(PWMB_1B)				Input/ Output		PWM module B, submodule 1, output B or input capture B
(XB_OUT6)				Output		Crossbar module output 6
GPIOG1	79	64	-	Input/ Output	Input	GPIO Port G1: After reset, the default state is GPIOG1.
(PWMB_1A)				Input/ Output		PWM module B, submodule 1, output A or input capture A
(XB_OUT7)				Output	1	Crossbar module output 7
GPIOG2	70	57	-	Input/ Output	Input	GPIO Port G2: After reset, the default state is GPIOG2.
(PWMB_0B)				Input/ Output	1	PWM module B, submodule 0, output B or input capture B
(XB_OUT4)				Output	1	Crossbar module output 4
GPIOG3	71	58	58 -	Input/ Output	Input	GPIO Port G3: After reset, the default state is GPIOG3.
(PWMB_0A)				Input/ Output	-	PWM module B, submodule 0, output A or input capture A
(XB_OUT5)				Output	1	Crossbar module output 5
GPIOG4	80	-	-	Input/ Output	Input	GPIO Port G4: After reset, the default state is GPIOG4.

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(PWMB_3B)				Input/ Output		PWM module B, submodule 3, output B or input capture B
(PWMA_FAULT2)				Input		PWM module A fault input 2 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
GPIOG5	81	-	-	Input/ Output	Input	GPIO Port G5: After reset, the default state is GPIOG5.
(PWMB_3A)				Input/ Output		PWM module B, submodule 3, output A or input capture A
(PWMA_FAULT3)				Input		PWM module A fault input 3 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
GPIOG6	86	69	-	Input/ Output	Input	GPIO Port G6: After reset, the default state is GPIOG6.
(PWMA_FAULT4)				Input		PWM module A fault input 4 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
(PWMB_FAULT4)				Input		PWM module B fault input 4 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
(TB2)				Input/ Output		Quad timer module B channel 2 input/ output
(XB_OUT8)				Output	1	Crossbar module output 8
GPIOG7	92	72	-	Input/ Output	Input	GPIO Port G7: After reset, the default state is GPIOG7.
(PWMA_FAULT5)				Input		PWM module A fault input 5 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip
(PWMB_FAULT5)				Input		PWM module B fault input 5 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
(XB_OUT9)				Output	1	Crossbar module output 9
GPIOG8	64	-	-	Input/ Output	Input	GPIO Port G8: After reset, the default state is GPIOG8.
(PWMB_0X)				Input/ Output		PWM module B, submodule 0, output X or input capture X
(PWMA_0X)				Input/ Output		PWM module A, submodule 0, output X or input capture X
(TA2)				Input/ Output		Quad timer module A channel 2 input/ output

Table 2. Signal descriptions (continued)

Signal groups

Signal Name	100 LQFP	80 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(XB_OUT10)				Output		Crossbar module output 10
GPIOG9	65	-	-	Input/ Output	Input	GPIO Port G9: After reset, the default state is GPIOG9.
(PWMB_1X)				Input/ Output		PWM module B, submodule 1, output X or input capture X
(PWMA_1X)				Input/ Output	_	PWM module A, submodule 1, output X or input capture X
(TA3)				Input/ Output	_	Quad timer module A channel 3 input/ output
(XB_OUT11)				Output		Crossbar module output 11
GPIOG10	51	-	-	Input/ Output	Input	GPIO Port G10: After reset, the default state is GPIOG10.
(PWMB_2X)				Input/ Output		PWM module B, submodule 2, output X or input capture X
(PWMA_2X)				Input/ Output		PWM module A, submodule 2, output X or input capture X
(XB_IN8)				Input		Crossbar module input 8
(SS2_B)				Input/ Output		In slave mode, SS2_B indicates to the SPI2 module that the current transfer is to be received.
GPIOG11	48	38	-	Input/ Output	Input	GPIO Port G11: After reset, the default state is GPIOG11.
(TB3)				Input/ Output	_	Quad timer module B channel 3 input/ output
(CLKO0)				Output		Buffered clock output 0: the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
(MOSI1)				Input/ Output		Master out/slave in for SPI1— In master mode, MOSI1 pin is the data output. In slave mode, MOSI1 pin is the data input.

1. If CLKIN is selected as the device's external clock input, then both the GPS\_C0 bit (in GPS1) and the EXT\_SEL bit (in the OCCS oscillator control register (OSCTL)) must be set. Also, the crystal oscillator should be powered down.

# 3 Signal groups

The input and output signals of the MC56F84xxx are organized into functional groups, as listed in Table 3. Note that some package sizes may not be available for your specific product. See MC56F844xx/5xx/7xx product family.

Functional Group		Numbe	r of Pins	
	48 LQFP	64 LQFP	80 LQFP	100 LQFP
Power Inputs (V <sub>DD</sub> , V <sub>DDA</sub> ), Power Outputs (V <sub>CAP</sub> )	5	6	7	8
Ground (V <sub>SS</sub> , V <sub>SSA</sub> )	4	4	5	6
Reset	1	1	1	1
eFlexPWM with NanoEdge ports, not including fault pins	6	8	8	8
eFlexPWM without NanoEdge ports, not including fault pins	0	1	8	16
Queued Serial Peripheral Interface (QSPI) ports	4	4	8	15
Queued Serial Communications Interface (QSCI) ports	6	9	9	15
Inter-Integrated Circuit (I <sup>2</sup> C) interface ports	4	6	6	6
12-bit Analog-to-Digital Converter (Cyclic ADC) inputs	10	16	16	16
16-bit Analog-to-Digital Converter (SAR ADC) inputs	2	8	10	16
Analog Comparator inputs/outputs	10/4	13/6	13/6	16/6
12-bit Digital-to-Analog output	1	1	1	1
Quad Timer Module (TMR) ports	6	9	11	13
Controller Area Network (FlexCAN)	2	2	2	2
Inter-Module Crossbar inputs/outputs	12/2	16/6	19/17	25/19
Clock inputs/outputs	2/2	2/2	2/3	2/3
JTAG / Enhanced On-Chip Emulation (EOnCE)	4	4	4	4

Table 3. Functional Group Pin Allocations

# 4 Ordering parts

# 4.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **nxp.com** and perform a part number search for the following device numbers: MC56F84

# 5 Part identification

# 5.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 5.2 Format

Part numbers for this device have the following format: Q 56F8 4 C F P T PP N

# 5.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>MC = Fully qualified, general market flow</li> <li>PC = Prequalification</li> </ul>
56F8	DSC family with flash memory and DSP56800/ DSP56800E/DSP56800EX core	• 56F8
4	DSC subfamily	• 4
С	Maximum CPU frequency (MHz)	<ul> <li>4 = 60 MHz</li> <li>5 = 80 MHz</li> </ul>
F	Primary program flash memory size	<ul> <li>4 = 64 KB</li> <li>5 = 96 KB</li> <li>6 = 128 KB</li> <li>8 = 256 KB</li> </ul>
P	Pin count	<ul> <li>0 and 1 = 48</li> <li>2 and 3 = 64</li> <li>4, 5, and 6 = 80</li> <li>7, 8, and 9 = 100</li> </ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>LH = 64LQFP</li> <li>LK = 80LQFP</li> <li>LL = 100LQFP</li> </ul>
Ν	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

# 5.4 Example

This is an example part number: MC56F84789VLL

# 6 Terminology and guidelines

# 6.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 6.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## 6.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

## 6.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
**!	Digital I/O weak pullup/ pulldown current	10	130	μA

## 6.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

## 6.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 6.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 6.4.1 Example

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

## 6.5 Result of exceeding a rating



Terminology and guidelines





## 6.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 6.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


## 6.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

## 6.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



# 6.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	C°
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

# 7 Ratings

# 7.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

 Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 7.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3		1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 7.3 ESD handling ratings

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, use normal handling precautions to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM), and the charge device model (CDM).

All latch-up testing is in conformity with AEC-Q100 Stress Test Qualification.

A device is defined as a failure if after exposure to ESD pulses, the device no longer meets the device specification. Complete DC parametric and functional testing is performed as per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Characteristic <sup>1</sup>	Min	Мах	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I <sub>LAT</sub> )	-100	+100	mA

 Table 4.
 ESD/Latch-up Protection

1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 7.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 5 may affect device reliability or cause permanent damage to the device.

### NOTE

If the voltage difference between VDD and VDDA or VSS and VSSA is too large, then the device can malfunction or be permanently damaged. The restrictions are:

- At all times, it is recommended that the voltage difference of VDD - VSS be within +/-200 mV of the voltage difference of VDDA - VSSA, including power ramp up and ramp down; see additional requirements in Table 6. Failure to do this recommendation may result in a harmful leakage current through the substrate, between the VDD/VSS and VDDA/VSSA pad cells. This harmful leakage current could prevent the device from operating after power up.
- At all times, to avoid permanent damage to the part, the voltage difference between VDD and VDDA must absolutely be limited to 0.3 V; see Table 5.
- At all times, to avoid permanent damage to the part, the voltage difference between VSS and VSSA must absolutely be limited to 0.3 V; see Table 5.

Table 5.	Absolute Maximum Ratings (V <sub>SS</sub> = 0 V, V <sub>SSA</sub> = 0 V)	
----------	--	--

Characteristic	Symbol	Notes	Min	Max	Unit
Supply Voltage Range	V <sub>DD</sub>		-0.3	4.0	V
Analog Supply Voltage Range	V <sub>DDA</sub>		-0.3	4.0	V

Table continues on the next page ...

				_	
Characteristic	Symbol	Notes	Min	Max	Unit
ADC High Voltage Reference	V <sub>REFHx</sub>		-0.3	4.0	V
Voltage difference V <sub>DD</sub> to V <sub>DDA</sub>	$\Delta V_{DD}$		-0.3	0.3	V
Voltage difference V <sub>SS</sub> to V <sub>SSA</sub>	$\Delta V_{SS}$		-0.3	0.3	V
Digital Input Voltage Range	V <sub>IN</sub>	Pin Group 1	-0.3	5.5	V
RESET Input Voltage Range	V <sub>IN_RESET</sub>	Pin Group 2	-0.3	4.0	V
Oscillator Input Voltage Range	V <sub>OSC</sub>	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	V <sub>INA</sub>	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin ( $V_{IN} < V_{SS}$ - 0.3 V),	V <sub>IC</sub>		_	-5.0	mA
Output clamp current, per pin	V <sub>oc</sub>		_	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	I <sub>ICont</sub>		-25	25	mA
Output Voltage Range (normal push-pull mode)	V <sub>OUT</sub>	Pin Group 1, 2	-0.3	4.0	V
Output Voltage Range (open drain mode)	V <sub>OUTOD</sub>	Pin Group 1	-0.3	5.5	V
RESET Output Voltage Range	V <sub>OUTOD_RE</sub> SET	Pin Group 2	-0.3	4.0	V
DAC Output Voltage Range	V <sub>OUT_DAC</sub>	Pin Group 5	-0.3	4.0	V
Storage Temperature Range (Extended Industrial)	T <sub>STG</sub>		-55	150	°C

Table 5. Absolute Maximum Ratings ( $V_{SS} = 0 V$ ,  $V_{SSA} = 0 V$ ) (continued)

# 8 General

## 8.1 General characteristics

The device is fabricated in high-density, low-power CMOS with 5 V–tolerant TTLcompatible digital inputs, except 3.3 V for  $\overline{\text{RESET}}$ . The term "5 V–tolerant" refers to the capability of an I/O pin, built on a 3.3 V–compatible process technology, to withstand a voltage up to 5.5 V without damaging the device.

5 V-tolerant I/O is desirable because many systems have a mixture of devices designed for 3.3 V and 5 V power supplies. In such systems, a bus may carry both 3.3 V- and 5 V- compatible I/O voltage levels . This 5 V-tolerant capability therefore offers the power savings of 3.3 V I/O levels combined with the ability to receive 5 V levels without damage.

Absolute maximum ratings in the table of "Voltage and current operating ratings" section are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

#### General


Unless otherwise stated, all specifications within this chapter apply to the temperature range specified in the table of "Voltage and current operating ratings" section over the following supply ranges:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0$  V to 3.6 V,  $CL \le 50$  pF,  $f_{OP} = 100$  MHz.

### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum-rated voltages to this highimpedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

## 8.2 AC electrical characteristics

Tests are conducted using the input levels specified in the section "Voltage and current operating behaviors". Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured between the 10% and 90% points, as shown in Figure 3.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

### Figure 3. Input signal measurement references

Figure 4 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- Data Valid state, when a signal level has reached  $V_{OL}$  or  $V_{OH}$
- Data Invalid state, when a signal level is in transition between  $V_{OL}$  and  $V_{OH}$




Figure 4. Signal states

## 8.3 Nonswitching electrical specifications

### 8.3.1 Voltage and current operating requirements

This section includes information about recommended operating conditions.

### NOTE

Recommended  $V_{DD}$  ramp rate is between 1 ms and 200 ms.

### Table 6. Recommended Operating Conditions (V<sub>REFLx</sub>=0V, V<sub>SSA</sub>=0V, V<sub>SS</sub>=0V)

Characteristic	Symbol	Notes <sup>1</sup>	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub> , V <sub>DDA</sub>		2.7	3.3	3.6	V
ADC (Cyclic) Reference Voltage High	V <sub>REFHA</sub>		3.0		V <sub>DDA</sub>	V
	V <sub>REFHB</sub>					
ADC (SAR) Reference Voltage High	V <sub>REFHC</sub>		2.0		V <sub>DDA</sub>	V
Voltage difference V <sub>DD</sub> to V <sub>DDA</sub>	ΔVDD		-0.1	0	0.1	V
Voltage difference $V_{SS}$ to $V_{SSA}$	ΔVSS		-0.1	0	0.1	V
Input Voltage High (digital inputs)	V <sub>IH</sub>	Pin Group 1	0.7 x V <sub>DD</sub>		5.5	V
RESET Input Voltage High	V <sub>IH_RESET</sub>	Pin Group 2	0.7 x V <sub>DD</sub>	—	V <sub>DD</sub>	V
Input Voltage Low (digital inputs)	V <sub>IL</sub>	Pin Groups 1, 2			0.3 x V <sub>DD</sub>	V
Oscillator Input Voltage High	V <sub>IHOSC</sub>	Pin Group 4	2.0		V <sub>DD</sub> + 0.3	V
XTAL driven by an external clock source						
Oscillator Input Voltage Low	V <sub>ILOSC</sub>	Pin Group 4	-0.3		0.8	V
Output Source Current High (at V <sub>OH</sub> min.) • Programmed for low drive strength	I <sub>ОН</sub>	Pin Group 1	_		-2	mA
<ul> <li>Programmed for high drive strength</li> </ul>		Pin Group 1	_		-9	
Output Source Current Low (at V <sub>OL</sub> max.) <sup>2, 3</sup> <ul> <li>Programmed for low drive strength</li> </ul>	I <sub>OL</sub>	Pin Groups 1, 2	_		2	mA
Programmed for high drive strength		Pin Groups 1, 2	_		9	

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Total IO sink current and total IO source current are limited to 75 mA each
- Contiguous pin DC injection current of regional limit—including sum of negative injection currents or sum of positive injection currents of 16 contiguous pins—is 25 mA.

## 8.3.2 LVD and POR operating requirements

### Table 7. PMC Low-Voltage Detection (LVD) and Power-On Reset (POR) Parameters

Characteristic	Symbol	Min	Тур	Max	Unit
POR Assert Voltage <sup>1</sup>	POR		2.0		V
POR Release Voltage <sup>2</sup>	POR		2.7		V
Low-Voltage Warning Interrupt	LVI_2p7		2.73		V
Low-Voltage Alarm Interrupt	LVI_2p2		2.23		V

1. During 3.3-volt  $V_{\text{DD}}$  power supply ramp down

2. During 3.3-volt V<sub>DD</sub> power supply ramp up (gated by LVI\_2p7)

## 8.3.3 Voltage and current operating behaviors

The following table provides information about power supply requirements and I/O pin characteristics.

Characteristic	Symbol	Notes <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions
Output Voltage High	V <sub>OH</sub>	Pin Group 1	V <sub>DD</sub> - 0.5	—		V	I <sub>OH</sub> = I <sub>OHmax</sub>
Output Voltage Low	V <sub>OL</sub>	Pin Groups 1, 2	_	—	0.5	V	I <sub>OL</sub> = I <sub>OLmax</sub>
Digital Input Current High	I <sub>IH</sub>	Pin Group 1	_	0	+/- 2.5	μA	V <sub>IN</sub> = 2.4 V to 5.5 V
pull-up enabled or disabled		Pin Group 2					$V_{IN} = 2.4 V \text{ to } V_{DD}$
Comparator Input Current High	I <sub>IHC</sub>	Pin Group 3	_	0	+/- 2	μΑ	V <sub>IN</sub> = V <sub>DDA</sub>
Oscillator Input Current High	I <sub>IHOSC</sub>	Pin Group 3	_	0	+/- 2	μA	V <sub>IN</sub> = V <sub>DDA</sub>
Digital Input Current Low 2, 3	I <sub>IL</sub>	Pin Groups 1, 2	_	0	+/- 0.5	μA	V <sub>IN</sub> = 0V
pull-up disabled							
Internal Pull-Up Resistance	R <sub>Pull-Up</sub>		20	—	50	kΩ	_
Internal Pull-Down Resistance	R <sub>Pull-Down</sub>		20	—	50	kΩ	_
Comparator Input Current Low	I <sub>ILC</sub>	Pin Group 3	_	0	+/- 2	μA	V <sub>IN</sub> = 0V
Oscillator Input Current Low	I <sub>ILOSC</sub>	Pin Group 3	_	0	+/- 2	μA	V <sub>IN</sub> = 0V
DAC Output Voltage Range	V <sub>DAC</sub>	Pin Group 5	Typically V <sub>SSA</sub> + 40mV	—	Typically V <sub>DDA</sub> - 40mV	V	$R_{LD} = 3 \text{ k}\Omega \parallel C_{LD} = 400 \text{ pF}$
Output Current <sup>2, 3</sup> High Impedance State	I <sub>OZ</sub>	Pin Groups 1, 2		0	+/- 1	μA	-

Table continues on the next page ...

#### Table 8. DC Electrical Characteristics at Recommended Operating Conditions (continued)

Characteristic	Symbol	Notes <sup>1</sup>	Min	Тур	Мах	Unit	Test Conditions
Schmitt Trigger Input Hysteresis	V <sub>HYS</sub>	Pin Groups 1, 2	$0.06 \times V_{DD}$	—	_	V	_

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- · Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC
- 2. See the following figure " $I_{IN}/I_{OZ}$  vs.  $V_{IN}$  (typical; pull-up disabled) (design simulation)".
- 3. To minimize the excessive leakage ( > 1  $\mu$ A) current from digital pin, input signal should **NOT** stay between 1.1 V and 0.9  $\times$  V<sub>DD</sub> for prolonged time.




Figure 5. I<sub>IN</sub>/I<sub>OZ</sub> vs. V<sub>IN</sub> (typical; pull-up disabled) (design simulation)

### 8.3.4 Power mode operating behaviors

Parameters listed are guaranteed by design.

### NOTE

To filter noise on the RESETB pin, install a capacitor (up to 0.1 uF) on it.

Table 9.	Reset, stop,	wait, and	interru	pt timing

Characteristic	Symbol	Typical Min	Typical Max	Unit	See Figure
Minimum RESET Assertion Duration	t <sub>RA</sub>	16 <sup>1</sup>	—	ns	—
RESET deassertion to First Address Fetch	t <sub>RDA</sub>	865 x T <sub>OSC</sub> + 8 x T		ns	—
Delay from Interrupt Assertion to Fetch of first instruction (exiting Stop)	t <sub>IF</sub>	361.3	570.9	ns	_

1. If the RESET pin filter is enabled by setting the RST\_FLT bit in the SIM\_CTRL register to 1, the minimum pulse assertion must be greater than 21 ns.

### NOTE

In the Table 9, T = system clock cycle and  $T_{OSC}$  = oscillator clock cycle. For an operating frequency of 100MHz, T=10ns. At 4MHz (used coming out of reset and stop modes), T=250ns.

Table 10. Power-On-Reset mode transition times

Symbol	Description	Min	Max	Unit	Notes
T <sub>POR</sub>	After a POR event, the amount of delay from when VDD reaches 2.7V to when the first instruction executes (over the operating temperature range).	199	225	us	
	LPS mode to LPRUN mode	240	551	us	4
	VLPS mode to VLPRUN mode	1424	1500	us	5
	STOP mode to RUN mode	6.79	7.29	us	3
	WAIT mode to RUN mode	0.570	0.620	us	2
	VLPWAIT mode to VLPRUN mode	1413	1500	us	5
	LPWAIT mode to LPRUN mode	237.2	554	us	4

- 1. Normal boot (FTFL\_OPT[LPBOOT]=1)
- Clock configuration: CPU clock = 100 MHz, bus clock = 100 MHz, flash clock = 25 MHz
- 3. Clock configuration: CPU clock = 4 MHz, system clock source is 8 MHz IRC
- 4. CPU Clock = 200 kHz and 8 Mhz IRC in standby mode
- 5. Clock configuration: Using 64 kHz external clock source, CPU Clock = 32 kHz

# 8.3.5 Power consumption operating behaviors

Table 11.	<b>Current Consumption</b>
-----------	----------------------------

Mode	Maximum Frequency			at 3.3 V, 5°C	Maximum at 3.6 V, 105°C		
			I <sub>DD</sub>	I <sub>DDA</sub>	I <sub>DD</sub> <sup>1</sup>	I <sub>DDA</sub>	
RUN	100 MHz	<ul> <li>100 MHz Device Clock</li> <li>Regulators are in full regulation</li> <li>Relaxation Oscillator on</li> <li>PLL powered on</li> <li>Continuous MAC instructions with fetches from Program Flash</li> <li>All peripheral modules enabled.</li> <li>TMRs and SCIs using 1X Clock</li> <li>NanoEdge within PWMA using 1X clock</li> <li>ADC/DAC powered on and clocked at 5 MHz<sup>2</sup></li> <li>Comparator powered on</li> </ul>	63.7 mA	16.7 mA	101 mA	32 mA	
WAIT	100 MHz	<ul> <li>100 MHz Device Clock</li> <li>Regulators are in full regulation</li> <li>Relaxation Oscillator on</li> <li>PLL powered on</li> <li>Processor Core in WAIT state</li> <li>All Peripheral modules enabled.</li> <li>TMRs and SCIs using 1X Clock</li> <li>NanoEdge within PWMA using 2X clock</li> <li>ADC/DAC/Comparator powered off</li> </ul>	43.5 mA	13.58 μΑ	80 mA	47.55 μΑ	
STOP	4 MHz	<ul> <li>4 MHz Device Clock</li> <li>Regulators are in full regulation</li> <li>Relaxation Oscillator on</li> <li>PLL powered off</li> <li>Processor Core in STOP state</li> <li>All peripheral module and core clocks are off</li> <li>ADC/DAC/Comparator powered off</li> </ul>	9.19 mA	13.20 μΑ	30.14 mA	45.00 μΑ	
LPRUN (LsRUN)	2 MHz	<ul> <li>200 kHz Device Clock from Relaxation Oscillator (ROSC)</li> <li>ROSC in standby mode</li> <li>Regulators are in standby</li> <li>PLL disabled</li> <li>Repeat NOP instructions</li> <li>All peripheral modules enabled, except NanoEdge and cyclic ADCs</li> <li>Simple loop with running from platform instruction buffer</li> </ul>	1.86 mA	3.33 mA	16.69 mA	5.37 mA	
LPWAIT (LsWAIT)	2 MHz	<ul> <li>200 kHz Device Clock from Relaxation Oscillator (ROSC)</li> <li>ROSC in standby mode</li> <li>Regulators are in standby</li> <li>PLL disabled</li> <li>All peripheral modules enabled, except NanoEdge and cyclic ADCs<sup>3</sup></li> <li>Processor core in wait mode</li> </ul>	1.83 mA	2.67 mA	16.48 mA	5.37 mA	
LPSTOP (LsSTOP)	2 MHz	<ul> <li>200 kHz Device Clock from Relaxation Oscillator (ROSC)</li> <li>ROSC in standby mode</li> <li>Regulators are in standby</li> </ul>	1.07 mA	13.13 μΑ	15.76 mA	45 µA	

Table continues on the next page...

Mode	Maximum Frequency		Typical 25		Maximum at 3.6 V, 105°C		
			I <sub>DD</sub>	I <sub>DDA</sub>	I <sub>DD</sub> <sup>1</sup>	I <sub>DDA</sub>	
		<ul> <li>PLL disabled</li> <li>Only PITs and COP enabled; other peripheral modules disabled and clocks gated off<sup>3</sup></li> <li>Processor core in stop mode</li> </ul>					
VLPRUN	200 kHz	<ul> <li>32 kHz Device Clock</li> <li>Clocked by a 32 kHz external clock source</li> <li>Oscillator in power down</li> <li>All ROSCs disabled</li> <li>Large regulator is in standby</li> <li>Small regulator is disabled</li> <li>PLL disabled</li> <li>Repeat NOP instructions</li> <li>All peripheral modules, except COP and EWM, disabled and clocks gated off</li> <li>Simple loop running from platform instruction buffer</li> </ul>	0.57 mA	13.04 μΑ	8.64 mA	18.15 μΑ	
VLPWAIT	200 kHz	<ul> <li>32 kHz Device Clock</li> <li>Clocked by a 32 kHz external clock source</li> <li>Oscillator in power down</li> <li>All ROSCs disabled</li> <li>Large regulator is in standby</li> <li>Small regulator is disabled</li> <li>PLL disabled</li> <li>All peripheral modules, except COP, disabled and clocks gated off</li> <li>Processor core in wait mode</li> </ul>	0.56 mA	12.02 μΑ	8.53 mA	16.50 μΑ	
VLPSTOP	200 kHz	<ul> <li>32 kHz Device Clock</li> <li>Clocked by a 32 kHz external clock source</li> <li>Oscillator in power down</li> <li>All ROSCs disabled</li> <li>Large regulator is in standby</li> <li>Small regulator is disabled</li> <li>PLL disabled</li> <li>All peripheral modules, except COP, disabled and clocks gated off</li> <li>Processor core in stop mode</li> </ul>	0.56 mA	10.58 μΑ	8.50 mA	15.00 μΑ	

	Table 11.	Current	Consum	ption (	(continued)	)
--	-----------	---------	--------	---------	-------------	---

1. No output switching, all ports configured as inputs, all inputs low, no DC loads

2. ADC power consumption at higher frequency can be found in Table 1

 In all chip LP modes and flash memory VLP modes, the maximum frequency for flash memory operation is 250 kHz, because of the fixed frequency ratio of 1:4 between the CPU clock and the flash clock (when using a 2 MHz external input clock and the CPU is operating at 1 MHz).

## 8.3.6 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.nxp.com.

2. Perform a keyword search for "EMC design."

### 8.3.7 Capacitance attributes

 Table 12.
 Capacitance attributes

Description	Symbol	Min.	Тур.	Max.	Unit
Input capacitance	C <sub>IN</sub>	—	10	—	pF
Output capacitance	C <sub>OUT</sub>	_	10	_	pF

# 8.4 Switching specifications

### 8.4.1 Device clock specifications

### Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9			_
f <sub>SYSCLK</sub>	<ul><li>Device (system and core) clock frequency</li><li>using relaxation oscillator</li><li>using external clock source</li></ul>	0.001 0	100 100	MHz	
f <sub>IPBUS</sub>	IP bus clock		100	MHz	

## 8.4.2 General switching timing

Table 14. Switching timing

Symbol	Description	Min	Max	Unit	Notes
	GPIO pin interrupt pulse width <sup>1</sup> Synchronous path	1.5		IP Bus Clock Cycles	2
	Port rise and fall time (high drive strength), slew disabled, $2.7V \le V_{DD} \le 3.6V$	5.5	15.1	ns	3
	Port rise and fall time (high drive strength), slew enabled, $2.7V \le V_{DD} \le 3.6V$	1.5	6.8	ns	4
	Port rise and fall time (low drive strength), slew disabled, 2.7V $\leq V_{DD} \leq 3.6V$	8.2	17.8	ns	3
	Port rise and fall time (low drive strength), slew enabled, 2.7V $\leq V_{DD} \leq 3.6V$	3.2	9.2	ns	4

#### General

- 1. Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIOn\_IPOLR and GPIOn\_IENR.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. 75 pF load
- 4. 15 pF load

## 8.5 Thermal specifications

### 8.5.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description		Min	Max	Unit
TJ	Die junction temperature		-40	125	°C
T <sub>A</sub>	Ambient temperature		-40	105	°C

### 8.5.2 Thermal attributes

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To account for  $P_{I/O}$  in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  is very small.

See Thermal design considerations for more detail on thermal design considerations.

Board type	Symbol	Description	64 LQFP	80 LQFP	100 LQFP	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	64	55	62	°C/W	,
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	46	40	49	°C/W	1,
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to	52	44	52	°C/W	1,2

Table continues on the next page...

Board type	Symbol	Description	64 LQFP	80 LQFP	100 LQFP	Unit	Notes
		ambient (200 ft./min. air speed)					
Four-layer (2s2p)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	39	34	43	°C/W	1,2
_	R <sub>θJB</sub>	Thermal resistance, junction to board	28	24	35	°C/W	
_	R <sub>θJC</sub>	Thermal resistance, junction to case	15	12	17	°C/W	
	Ψ <sub>JT</sub>	Thermal characterizati on parameter, junction to package top outside center (natural convection)	3	3	3	°C/W	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental Conditions — Forced Convection (Moving Air) with the board horizontal.

# 9 Peripheral operating requirements and behaviors

## 9.1 Core modules

### 9.1.1 JTAG timing

#### Table 16. JTAG timing


Characteristic	Symbol	Min	Мах	Unit	See Figure
TCK frequency of operation	f <sub>OP</sub>	DC	SYS_CLK/16	MHz	Figure 6
TCK clock pulse width	t <sub>PW</sub>	50	—	ns	Figure 6
TMS, TDI data set-up time	t <sub>DS</sub>	5	—	ns	Figure 7
TMS, TDI data hold time	t <sub>DH</sub>	5		ns	Figure 7

Table continues on the next page...

#### System modules

Characteristic	Symbol	Min	Мах	Unit	See Figure
TCK low to TDO data valid	t <sub>DV</sub>	—	30	ns	Figure 7
TCK low to TDO tri-state	t <sub>TS</sub>		30	ns	Figure 7

 Table 16.
 JTAG timing (continued)



#### Figure 6. Test clock input timing diagram




Figure 7. Test access port timing diagram

## 9.2 System modules

### 9.2.1 Voltage regulator specifications

The voltage regulator supplies approximately 1.2 V to the device's core logic. For proper operations, the voltage regulator requires a minimum external 2.2  $\mu$ F capacitor on each V<sub>CAP</sub> pin with total capacitors on all V<sub>CAP</sub> pins at a minimum of 4.4  $\mu$ F. Ceramic and tantalum capacitors tend to provide better performance tolerances. The output voltage can be measured directly on the V<sub>CAP</sub> pin. The specifications for this regulator are shown in Table 17.

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage <sup>1</sup>	V <sub>CAP</sub>	—	1.22	—	V
Short Circuit Current <sup>2</sup>	I <sub>SS</sub>	—	600	—	mA
Short Circuit Tolerance (V <sub>CAP</sub> shorted to ground)	T <sub>RSC</sub>			30	minute

 Table 17.
 Regulator 1.2 V parameters

1. Value is after trim

2. Guaranteed by design

#### Table 18. Bandgap electrical specifications

Characteristic	Symbol	Min	Тур	Max	Unit
Reference Voltage (after trim)	V <sub>REF</sub>	—	1.21 <sup>1</sup>	—	V

1. Typical value is trimmed at 25°C. There could be ±50 mV variation due to temperature change.

### 9.3 Clock modules

### 9.3.1 External clock operation timing


Parameters listed are guaranteed by design.

#### Table 19. External clock operation timing requirements

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation (external clock driver) <sup>1</sup>	f <sub>osc</sub>	—	_	50	MHz
Clock pulse width <sup>2</sup>	t <sub>PW</sub>	8			ns
External clock input rise time <sup>3</sup>	t <sub>rise</sub>	—	1.9	2.5	ns
External clock input fall time <sup>4</sup>	t <sub>fall</sub>	—	1.9	2.5	ns
Input high voltage overdrive by an external clock	V <sub>ih</sub>	0.85×V <sub>DD</sub>	_	—	V
Input low voltage overdrive by an external clock	V <sub>il</sub>	—	_	0.3×V <sub>DD</sub>	V

1. See the "External clock timing" figure for details on using the recommended connection of an external clock driver.

- 2. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- 3. External clock input rise time is measured from 10% to 90%.
- 4. External clock input fall time is measured from 90% to 10%.



Note: The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

### Figure 8. External clock timing

## 9.3.2 Phase-Locked Loop timing

Characteristic	Symbol	Min	Тур	Max	Unit
PLL input reference frequency <sup>1</sup>	f <sub>ref</sub>	8	8	16	MHz
PLL output frequency <sup>2</sup>	f <sub>op</sub>	240	—	400	MHz
PLL lock time <sup>3</sup>	t <sub>plls</sub>	35.5		73.2	μs
Allowed Duty Cycle of input reference	t <sub>dc</sub>	40	50	60	%

1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.

2. The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must be set to 400 MHz.

3. This is the time required after the PLL is enabled to ensure reliable operation.

### 9.3.3 External crystal or resonator requirement

### Table 21. Crystal or resonator requirement

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation	f <sub>xosc</sub>	4	8	16	MHz

### 9.3.4 Relaxation oscillator timing

### Table 22. Relaxation oscillator electrical specifications

Characteristic	Symbol	Min	Тур	Max	Unit
8 MHz Output Frequency					
RUN Mode		7.84	8	8.16	MHz
• 0°C to 105°C		7.76	8	8.24	
<ul> <li>-40°C to 105°C</li> </ul>			100		kHz
Standby Mode (IRC trimmed @ 8 MHz) • -40°C to 105°C		266.8	402	554.3	
8 MHz Frequency Variation					
RUN Mode			+/- 1.5	+/-2	%
Due to temperature • 0°C to 105°C			+/- 1.5	+/-3	
<ul> <li>-40°C to 105°C</li> </ul>					
32 kHz Output Frequency					
RUN Mode • -40°C to 105°C		30.1	32	33.9	kHz

Table continues on the next page ...

Characteristic	Symbol	Min	Тур	Max	Unit
32 kHz Output Frequency Variation					
RUN Mode			+/-2.5	+/-4	%
Due to temperature • -40°C to 105°C					
Stabilization Time • 8 MHz output	tstab		0.12	0.4	μs
• 32 kHz output			14.4	16.2	
Output Duty Cycle		48	50	52	%

Table 22. Relaxation oscillator electrical specifications (continued)




Figure 9. Relaxation oscillator temperature variation (typical) after trim (preliminary)

## 9.4 Memories and memory interfaces

## 9.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 9.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	—	7.5	18	μs	—
t <sub>hversscr</sub>	Sector Erase high-voltage time	—	13	113	ms	
t <sub>hversblk32k</sub>	Erase Block high-voltage time for 32 KB	—	52	452	ms	1
t <sub>hversblk256k</sub>	Erase Block high-voltage time for 256 KB	—	104	904	ms	1

Table 23. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

### 9.4.1.2 Flash timing specifications — commands Table 24. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					1
t <sub>rd1blk32k</sub>	• 32 KB data flash	-	—	0.5	ms	
t <sub>rd1blk256k</sub>	• 256 KB program flash	_		1.7	ms	
t <sub>rd1sec1k</sub>	Read 1s Section execution time (data flash sector)	_		60	μs	1
t <sub>rd1sec2k</sub>	Read 1s Section execution time (program flash sector)	_		60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	—	—	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	—	—	30	μs	
t <sub>pgm4</sub>	Program Longword execution time	—	65	145	μs	—
	Erase Flash Block execution time					2
t <sub>ersblk32k</sub>	• 32 KB data flash	-	55	465	ms	
t <sub>ersblk256k</sub>	• 256 KB program flash	_	122	985	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	—	14	114	ms	
	Program Section execution time					—
t <sub>pgmsec512p</sub>	• 512 B program flash	-	2.4	_	ms	
t <sub>pgmsec512d</sub>	• 512 B data flash	_	4.7	_	ms	
t <sub>pgmsec1kp</sub>	• 1 KB program flash	_	4.7	_	ms	
t <sub>pgmsec1kd</sub>	<ul> <li>1 KB data flash</li> </ul>	_	9.3	_	ms	

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	1
t <sub>rdonce</sub>	Read Once execution time			25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	—
t <sub>ersall</sub>	Erase All Blocks execution time	_	175	1500	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Program Partition for EEPROM execution time					_
t <sub>pgmpart32k</sub>	• 32 KB FlexNVM	—	70	—	ms	
	Set FlexRAM Function execution time:					_
t <sub>setramff</sub>	Control Code 0xFF	—	50	—	μs	
t <sub>setram8k</sub>	8 KB EEPROM backup	—	0.3	0.5	ms	
t <sub>setram32k</sub>	32 KB EEPROM backup	—	0.7	1.0	ms	
	Byte-write to FlexRAM	for EEPRON	l operation			
t <sub>eewr8bers</sub>	Byte-write to erased FlexRAM location execution time	_	175	260	μs	3
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b8k</sub>	8 KB EEPROM backup	—	340	1700	μs	
t <sub>eewr8b16k</sub>	16 KB EEPROM backup	—	385	1800	μs	
t <sub>eewr8b32k</sub>	• 32 KB EEPROM backup	—	475	2000	μs	
	Word-write to FlexRAM	for EEPRON	I operation			
t <sub>eewr16bers</sub>	Word-write to erased FlexRAM location execution time	—	175	260	μs	
	Word-write to FlexRAM execution time:					
t <sub>eewr16b8k</sub>	8 KB EEPROM backup	—	340	1700	μs	
t <sub>eewr16b16k</sub>	16 KB EEPROM backup	—	385	1800	μs	
t <sub>eewr16b32k</sub>	32 KB EEPROM backup	—	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	<u> </u> ו		
t <sub>eewr32bers</sub>	Longword-write to erased FlexRAM location execution time	—	360	540	μs	_
	Longword-write to FlexRAM execution time:					
t <sub>eewr32b8k</sub>	8 KB EEPROM backup	_	545	1950	μs	
t <sub>eewr32b16k</sub>	• 16 KB EEPROM backup	_	630	2050	μs	
t <sub>eewr32b32k</sub>	32 KB EEPROM backup	—	810	2250	μs	

Table 24. Flash command timing specifications (continued)

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

#### System modules

### 9.4.1.3 Flash high voltage current behaviors Table 25. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
IDD_PGM	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation		1.5	4.0	mA

### 9.4.1.4 Reliability specifications Table 26. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Program	n Flash			<u>.</u>	
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	
	Data	Flash				
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycd</sub>	vcd Cycling endurance 10 K 50 K — cycles					2
	FlexRAM a	s EEPROM		•		
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years	
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100		years	
	Write endurance					
n <sub>nvmwree16</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 16</li> </ul>	35 K	175 K	_	writes	
n <sub>nvmwree128</sub>	• EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	_	writes	
n <sub>nvmwree512</sub>	EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	_	writes	
n <sub>nvmwree4k</sub>	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	—	writes	
n <sub>nvmwree8k</sub>	• EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	_	writes	

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>j</sub>  $\leq$  125 °C.

## 9.5 Analog

### 12-bit cyclic Analog-to-Digital Converter (ADC) parameters 9.5.1

Table 27.	12-bit ADC electrical specifications	
-----------	--------------------------------------	--

Characteristic	Symbol	Min	Тур	Max	Unit
Recommended Operating Conditions	· · ·				
Supply Voltage	V <sub>DDA</sub>	2.7	3.3	3.6	V
Vrefh Supply Voltage	Vrefhx	3.0		V <sub>DDA</sub>	V
ADC Conversion Clock	f <sub>ADCCLK</sub>	0.6		20	MHz
Conversion Range	R <sub>AD</sub>	V <sub>REFL</sub>		V <sub>REFH</sub>	V
Input Voltage Range	V <sub>ADIN</sub>	V <sub>REFL</sub>		V <sub>REFH</sub>	V
External Reference		V <sub>SSA</sub>		V <sub>DDA</sub>	
Internal Reference		• 554		• DDA	
Timing and Power			1	• • • •	
Conversion Time	t <sub>ADC</sub>		6		ADC Clock Cycles
Sample Time	t <sub>ADS</sub>	1		5	ADC Clock Cycles
ADC Power-Up Time (from adc_pdn)	t <sub>ADPU</sub>		13		ADC Clock Cycles
ADC RUN Current (per ADC block)	I <sub>ADRUN</sub>				mA
• at 600 kHz ADC Clock, LP mode			1		
• ≤ 8.33 MHz ADC Clock, 00 mode			5.7		
• ≤ 12.5 MHz ADC Clock, 01 mode			10.5		
• ≤ 16.67 MHz ADC Clock, 10 mode			17.7		
<ul> <li>≤ 20 MHz ADC Clock, 11 mode</li> </ul>			22.6		
ADC Powerdown Current (adc_pdn enabled)	IADPWRDWN		0.02		μΑ
V <sub>REFH</sub> Current	I <sub>VREFH</sub>		0.001		μΑ
Accuracy (DC or Absolute)					
Integral non-Linearity	I <sub>NL</sub>		+/- 3	+/- 5	LSB
Differential non-Linearity <sup>1</sup>	DNL		+/- 0.6	+/- 0.9	LSB <sup>2</sup>
Monotonicity					
Offset	V <sub>OFFSET</sub>			+/- 17	LSB <sup>1</sup>
1x gain mode				+/- 20	
<ul><li> 2x gain mode</li><li> 4x gain mode</li></ul>				+/- 25	
Gain Error (normalized)	E <sub>GAIN</sub>		0.994 to 1.004	0.990 to 1.010	
AC Specifications					
Signal to Noise Ratio	SNR		59		dB
Total Harmonic Distortion	THD		64		dB
Spurious Free Dynamic Range	SFDR		65		dB
Signal to Noise plus Distortion	SINAD		59		dB
Effective Number of Bits	ENOB		9.5		bits
ADC Inputs			1		
Input Leakage Current	I <sub>IN</sub>		0	+/-2	μA

Table continues on the next page ...

#### System modules

Characteristic	Symbol	Min	Тур	Max	Unit
Input Injection Current	I <sub>INJ</sub>			+/-3	mA
Input Capacitance	C <sub>ADI</sub>		-		pF
Sampling Capacitor			-		
• 1x mode			1.4		
• 2x mode			2.8		
• 4x mode			5.6		


 Table 27.
 12-bit ADC electrical specifications (continued)

1.  $I_{NL}$  measured from  $V_{IN} = V_{REFL}$  to  $V_{IN} = V_{REFH}$ .

2. LSB = Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 Gain Setting

### 9.5.1.1 Equivalent circuit for ADC inputs

The following figure shows the ADC input circuit during sample and hold. S1 and S2 are always opened/closed at non-overlapping phases, and both S1 and S2 operate at the ADC clock frequency. The following equation gives equivalent input impedance when the input is selected.



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling = 1.8pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing = 2.04pF
- 3. 8 pF noise damping capacitor
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 (4.8pF) is normally disconnected from the input, and is only connected to the input at sampling time.

5. S1 and S2 switch phases are non-overlapping and operate at the ADC clock frequency




Figure 10. Equivalent circuit for A/D loading

### 9.5.2 16-bit SAR ADC electrical specifications

## 9.5.2.1 16-bit ADC operating conditions

 Table 28.
 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	2.7	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
$V_{REFH}$	ADC reference voltage high	Absolute	V <sub>DDA</sub>	V <sub>DDA</sub>	V <sub>DDA</sub>	V	3
V <sub>REFL</sub>	ADC reference voltage low	Absolute	V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	4
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>		V <sub>DDA</sub>	V	
C <sub>ADIN</sub>	Input capacitance	16-bit mode		8	10	pF	
		<ul> <li>8-bit / 10-bit / 12-bit modes</li> </ul>	_	4	5		
R <sub>ADIN</sub>	Input series resistance			2	5	kΩ	
R <sub>AS</sub>	Analog source resistance (external)	12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	5
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 12-bit mode	1.0		18.0	MHz	
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	6
C <sub>rate</sub>	ADC conversion	≤ 12-bit modes					
	rate	No ADC hardware averaging	20.000	_	818.330	kS/s	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					7
	rate	No ADC hardware averaging	37.037	_	461.467	kS/s	
		Continuous conversions enabled, subsequent conversion time					

#### System modules

- 1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3.  $V_{\text{REFH}}$  is internally tied to  $V_{\text{DDA}}$ .
- 4.  $V_{\text{REFL}}$  is internally tied to  $V_{\text{SSA}}$ .
- 5. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</p>
- 6. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 7. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 11. ADC input impedance equivalency diagram

### 9.5.2.2 16-bit ADC electrical characteristics Table 29. 16-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current			—	1.7	mA	2
	ADC	ADLPC=1, ADHSC=0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	f <sub>ADACK</sub> asynchronous clock source	ADLPC=1, ADHSC=1	3.0	4.0	7.3	MHz	1/f <sub>ADACK</sub>
f <sub>ADACK</sub>		ADLPC=0, ADHSC=0	2.4	5.2	6.1	MHz	
		ADLPC=0, ADHSC=1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes	I	1	
TUE	Total unadjusted	12-bit modes		±4	±6.8	LSB	
	error	<ul> <li>&lt;12-bit modes</li> </ul>	_	±1.4	±2.1		

Table continues on the next page ...

	-						
Symbol	Description	Conditions <sup>1</sup>	Min.	Тур.	Max.	Unit	Notes
DNL	Differential non-	16-bit modes	_	-1 to +4	—	LSB <sup>3</sup>	4
	linearity	12-bit modes	—	±0.7			
		<ul> <li>&lt;12-bit modes</li> </ul>	_	±0.2	-0.3 to 0.5		
INL	Integral non-	16-bit modes	_	±7.0	—	LSB <sup>3</sup>	4
	linearity	12-bit modes	_	±1.0	-2.7 to +1.9		
		<ul> <li>&lt;12-bit modes</li> </ul>	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes		-4	-5.4	LSB <sup>3</sup>	V <sub>ADIN</sub> =
		<ul> <li>&lt;12-bit modes</li> </ul>	—	-1.4	-1.8		V <sub>DDA</sub> 4
EQ	Quantization	16-bit modes		-1 to 0	—	LSB <sup>3</sup>	
	error	12-bit modes	—	_	±0.5		
ENOB	Effective number	16-bit single-ended mode					
	of bits	• Avg=32	12.2	13.9		bits	
		• Avg=4	11.4	13.1	—	bits	
		12-bit single-ended mode					
		• Avg=32		10.8	_	bits	
		• Avg=1		10.2	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit single-ended mode					
	distortion	• Avg=32	_	-85	_	dB	
		12-bit single-ended mode					
		• Avg=32	_	-74	_	dB	
SFDR	Spurious free	16-bit single-ended mode					5
	dynamic range	• Avg=32	78	90	_	dB	
		12-bit single-ended mode					
		• Avg=32		78	_	dB	
E <sub>IL</sub>	Input leakage			I <sub>In</sub> × R <sub>AS</sub>		mV	I <sub>In</sub> =
	error			iii Ao			leakage current
							(refer to the device's voltage and current operating ratings)

Table 29.	16-bit ADC characteristics	$(V_{REEH} = V_{DDA})$	V <sub>REEL</sub> =	Veed)	(continued)
		<b>\'KEFN - 'UUA</b>	• REFL -	- 22A/	(0011011000)

Table continues on the next page...

#### System modules

Table 29. 1	16-bit ADC characteristics (	$V_{\text{REFH}} = V_{\text{DDA}},$	$V_{REFL} = V_{SSA}$	) (continued)
-------------	------------------------------	-------------------------------------	----------------------	---------------


Symbol	Description	Conditions <sup>1</sup>	Min.	Тур.	Max.	Unit	Notes
	Temp sensor slope	–40°C to 105°C	—	1.715	—	mV/°C	
V <sub>TEMP25</sub>	Temp sensor voltage	25°C	_	722	_	mV	6

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 

 The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operations: the ADLPC bit should be set, the HSC bit should be clear, with 1MHz ADC conversion clock speed.

- 3. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 4. ADC conversion clock <16MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 5. Input data is 1 kHz sine wave. ADC conversion clock <12MHz.
- 6. System Clock = 4 MHz, ADC Clock = 2 MHz, AVG = Max, Long Sampling = Max

Typical ADC 16-bit Single-Ended ENOB vs ADC Clock





### 9.5.3 12-bit Digital-to-Analog Converter (DAC) parameters Table 30. DAC parameters

Parameter	Conditions/Comments	Symbol	Min	Тур	Max	Unit
	DC Spec					
Resolution			12	12	12	bits
Settling time <sup>1</sup>	At output load		—	1		μs
	$RLD = 3 k\Omega$					
	CLD = 400 pF					

Table continues on the next page...

Parameter	Conditions/Comments	Symbol	Min	Тур	Max	Unit
Power-up time	Time from release of PWRDWN signal until DACOUT signal is valid	t <sub>DAPU</sub>	—	—	11	μs
	Accu	iracy				
Integral non-linearity	Range of input digital words:	INL	_	+/- 3	+/- 4	LSB <sup>3</sup>
	410 to 3891 (\$19A - \$F33)					
Differential non-	Range of input digital words:	DNL	_	+/- 0.8	+/- 0.9	LSB
linearity <sup>2</sup>	410 to 3891 (\$19A - \$F33)					
Monotonicity	> 6 sigma monotonicity,			guaranteed		_
	< 3.4 ppm non-monotonicity					
Offset error <sup>2</sup>	Range of input digital words:	VOFFSET	_	+/- 25	+/- 43	mV
	410 to 3891 (\$19A - \$F33)					
Gain error <sup>2</sup>	Range of input digital words: 410 to 3891 (\$19A - \$F33)	E <sub>GAIN</sub>	_	+/- 0.5	+/- 1.5	%
	DAC C	Output				
Output voltage range	Within 40 mV of either $V_{\text{SSA}}$ or $V_{\text{DDA}}$	V <sub>OUT</sub>	V <sub>SSA</sub> + 0.04 V	_	V <sub>DDA</sub> - 0.04 V	V
	AC Speci	fications				
Signal-to-noise ratio		SNR		85	—	dB
Spurious free dynamic range		SFDR	—	-72	—	dB
Effective number of bits		ENOB		11	—	bits

### Table 30. DAC parameters (continued)

 $1. \quad \mbox{Settling time is swing range from $V_{SSA}$ to $V_{DDA}$ } 2. \ \mbox{No guaranteed specification within 5% of $V_{DDA}$ or $V_{SSA}$ }$ 

3. LSB = 0.806 mV

#### 9.5.4 **CMP and 6-bit DAC electrical specifications**

### Table 31. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	2.7	—	3.6	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN=1, PMODE=1)	_	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	_	—	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	13	mV
	• CR0[HYSTCTR] = 01	_	10	48	mV
	• CR0[HYSTCTR] = 10	_	20	105	mV
	<ul> <li>CR0[HYSTCTR] = 11</li> </ul>		30	148	mV

Table continues on the next page ...

#### System modules

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	—	_	V
V <sub>CMPOI</sub>	Output low	—	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1) <sup>2</sup>		50		ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)		250		ns
	Analog comparator initialization delay <sup>3</sup>	—	—	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	—	7	—	μA
	6-bit DAC reference inputs: Vin1,Vin2	V <sub>DDA</sub>	_	V <sub>DD</sub>	V
	There are two reference input options selectable (via VRSEL control bit). The reference options must fall within this range.				
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>4</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB


### Table 31. Comparator and 6-bit DAC electrical specifications (continued)

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6V.

2. Signal swing is 100 mV

3. Comparator initialization delay is defined as the time between software writes (to DACEN, VRSEL, PSEL, MSEL, VOSEL), to change the control inputs and for the comparator output to settle to a stable level.

4. 1 LSB = V<sub>reference</sub>/64








Figure 14. Typical hysteresis vs. Vin level (V<sub>DD</sub> = 3.3 V, PMODE = 1)

### 9.6 PWMs and timers

# 9.6.1 Enhanced NanoEdge PWM characteristics

Table 32.	NanoEdge	PWM	timing	parameters
-----------	----------	-----	--------	------------

Characteristic	Symbol	Min	Тур	Max	Unit
PWM clock frequency			100		MHz
NanoEdge Placement (NEP) Step Size <sup>1, 2</sup>	pwmp		312		ps
Delay for fault input activating to PWM output deactivated		1			ns
Power-up Time <sup>3</sup>	t <sub>pu</sub>		25		μs

1. Reference IPbus clock of 100 MHz in NanoEdge Placement mode.

2. Temperature and voltage variations do not affect NanoEdge Placement step size.

3. Powerdown to NanoEdge mode transition.

### 9.6.2 Quad Timer timing

Parameters listed are guaranteed by design.

#### **PWMs and timers**

Characteristic	Symbol	Min <sup>1</sup>	Max	Unit	See Figure
Timer input period	P <sub>IN</sub>	2T + 6	—	ns	Figure 15
Timer input high/low period	P <sub>INHL</sub>	1T + 3	_	ns	Figure 15
Timer output period	P <sub>OUT</sub>	20	_	ns	Figure 15
Timer output high/low period	POUTHL	10	—	ns	Figure 15

Table 33. Timer timing

1. T = clock cycle. For 100 MHz operation, T = 10 ns.




Figure 15. Timer timing

## 9.7 Communication interfaces

## 9.7.1 Queued Serial Peripheral Interface (SPI) timing

Parameters listed are guaranteed by design.

Table	34.	SPI	timing
	• • • •	••••	

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time	t <sub>C</sub>	35	_	ns	Figure 16
Master		35	_	ns	Figure 17
Slave					Figure 18
					Figure 19
Enable lead time	t <sub>ELD</sub>			ns	Figure 19
Master		17.5	_	ns	
Slave					
Enable lag time	t <sub>ELG</sub>			ns	Figure 19
Master		17.5	_	ns	
Slave					

Table continues on the next page...

Characteristic	Symbol	Min	Max	Unit	See Figure
Clock (SCK) high time	t <sub>CH</sub>	16.6	_	ns	Figure 16
Master		16.6	_	ns	Figure 17
Slave					Figure 18
					Figure 19
Clock (SCK) low time	t <sub>CL</sub>	16.6	_	ns	Figure 19
Master		16.6	_	ns	
Slave					
Data set-up time required for inputs	t <sub>DS</sub>	16.5	_	ns	Figure 16
Master		1	_	ns	Figure 17
Slave					Figure 18
					Figure 19
Data hold time required for inputs	t <sub>DH</sub>	1	_	ns	Figure 16
Master		3	_	ns	Figure 17
Slave		Ū			Figure 18
					Figure 19
Access time (time to data active	t <sub>A</sub>	5	_	ns	Figure 19
from high-impedance state)		-			
Slave					<b></b>
Disable time (hold time to high- impedance state)	t <sub>D</sub>	5	_	ns	Figure 19
Slave					
Data valid for outputs	t <sub>DV</sub>		5		Figure 16
Master				ns	Figure 17
Slave (after enable edge)			15	ns	Figure 18
					Figure 19
Data invalid	t <sub>DI</sub>	0		ns	Figure 16
Master		0			Figure 17
Slave		0		ns	Figure 18
					Figure 19
Rise time	t <sub>R</sub>		1	ns	Figure 16
Master			1	ns	Figure 17
Slave				113	Figure 18
					Figure 19
Fall time	t <sub>F</sub>		1	ns	Figure 16
Master			1		Figure 17
Slave				ns	Figure 18
					Figure 19

Table 34. SPI timing (continued)





Figure 17. SPI master timing (CPHA = 1)




## 9.7.2 Queued Serial Communication Interface (SCI) timing

Parameters listed are guaranteed by design.

Characteristic	Symbol	Min	Мах	Unit	See Figure
Baud rate <sup>1</sup>	BR	—	(f <sub>MAX</sub> /16)	Mbit/s	_
RXD pulse width	RXD <sub>PW</sub>	0.965/BR	1.04/BR	μs	Figure 20
TXD pulse width	TXD <sub>PW</sub>	0.965/BR	1.04/BR	μs	Figure 21
	LIN	Slave Mode		•	
Deviation of slave node clock from nominal clock rate before synchronization	F <sub>TOL_UNSYNCH</sub>	-14	14	%	_
Deviation of slave node clock relative to the master node clock after synchronization	F <sub>TOL_SYNCH</sub>	-2	2	%	_
Minimum break character length	T <sub>BREAK</sub>	13	_	Master node bit periods	_
		11	_	Slave node bit periods	_

### Table 35. SCI timing

1. f<sub>MAX</sub> is the frequency of operation of the SCI clock in MHz, which can be selected as the bus clock (max.200 MHz depending on part number) or 2x bus clock (max. 200 MHz) for the devices.



### Figure 21. TXD pulse width

### 9.7.3 Freescale's Scalable Controller Area Network (FlexCAN) Table 36. FlexCAN Timing Parameters

Characteristic	Symbol	Min	Max	Unit
Baud Rate	BR <sub>CAN</sub>	—	1	Mbps
CAN Wakeup dominant pulse filtered	T <sub>WAKEUP</sub>	—	2	μs
CAN Wakeup dominant pulse pass	T <sub>WAKEUP</sub>	5	_	μs

**PWMs and timers** 



Figure 22. Bus Wake-up Detection

### 9.7.4 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 37. I<sup>2</sup>C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit	
		Minimum	Maximum	Minimum	Maximum		
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	kHz	
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	—	μs	
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	—	μs	
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	—	μs	
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	—	μs	
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0	3.45	0	0.9 <sup>1</sup>	μs	
Data set-up time	t <sub>SU</sub> ; DAT	250	_	100 <sup>2</sup>	—	ns	
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>3,</sup> 4	300	ns	
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>3,</sup>	300	ns	
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	—	μs	
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	—	μs	
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns	

The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
lines.

2. The maximum t<sub>HD</sub>; DAT must be met only if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.

3. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement t<sub>SU; DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU; DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.

4.  $C_b$  = total capacitance of the one bus line in pF.

Design Considerations




Figure 23. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

# **10 Design Considerations**

## 10.1 Thermal design considerations

An estimate of the chip junction temperature  $(T_J)$  can be obtained from the equation:

$$T_J = T_A + (R_{\Theta JA} \times P_D)$$

where

 $T_A$  = Ambient temperature for the package (°C)

 $R_{\Theta JA}$  = Junction-to-ambient thermal resistance (°C/W)

 $P_D$  = Power dissipation in the package (W).

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which  $T_J$  value is closer to the application depends on the power dissipated by other components on the board.

- The T<sub>J</sub> value obtained on a single layer board is appropriate for a tightly packed printed circuit board.
- The T<sub>J</sub> value obtained on a board with the internal planes is usually appropriate if the board has low-power dissipation and if the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-tocase thermal resistance and a case-to-ambient thermal resistance:

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CA}$$

where

 $R_{\Theta JA}$  = Package junction-to-ambient thermal resistance (°C/W)

 $R_{\Theta JC}$  = Package junction-to-case thermal resistance (°C/W)

 $R_{\Theta CA}$  = Package case-to-ambient thermal resistance (°C/W).

 $R_{\Theta JC}$  is device related and cannot be adjusted. You control the thermal environment to change the case to ambient thermal resistance,  $R_{\Theta CA}$ . For instance, you can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where

 $T_T$  = Thermocouple temperature on top of package (°C/W)

 $\Psi_{JT}$  = hermal characterization parameter (°C/W)

 $P_D$  = Power dissipation in package (W).

The thermal characterization parameter is measured per JESD51–2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

**To determine the junction temperature of the device in the application when heat sinks are used**, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-tocase thermal resistance.

# **10.2 Electrical design considerations**

## CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation of the device:

- Provide a low-impedance path from the board power supply to each  $V_{DD}$  pin on the device and from the board ground to each  $V_{SS}$  (GND) pin.
- The minimum bypass requirement is to place 0.01–0.1  $\mu$ F capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the V<sub>DD</sub>/V<sub>SS</sub> pairs, including V<sub>DDA</sub>/V<sub>SSA</sub>. Ceramic and tantalum capacitors tend to provide better tolerances.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip  $V_{DD}$  and  $V_{SS}$  (GND) pins are as short as possible.
- Bypass the  $V_{DD}$  and  $V_{SS}$  with approximately 100  $\mu$ F, plus the number of 0.1  $\mu$ F ceramic capacitors.
- PCB trace lengths should be minimal for high-frequency signals.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the  $V_{DD}$  and  $V_{SS}$  circuits.
- Take special care to minimize noise levels on the  $V_{REF}$ ,  $V_{DDA}$ , and  $V_{SSA}$  pins.
- Using separate power planes for  $V_{DD}$  and  $V_{DDA}$  and separate ground planes for  $V_{SS}$  and  $V_{SSA}$  are recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, then connect a small inductor or ferrite bead in serial with  $V_{DDA}$ . Traces of  $V_{SS}$  and  $V_{SSA}$  should be shorted together.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- Because the flash memory is programmed through the JTAG/EOnCE port, SPI, SCI, or I<sup>2</sup>C, the designer should provide an interface to this port if in-circuit flash programming is desired.
- If desired, connect an external RC circuit to the  $\overline{\text{RESET}}$  pin. The resistor value should be in the range of 4.7 k $\Omega$ -10 k $\Omega$ ; the capacitor value should be in the range of 0.1  $\mu$ F-4.7  $\mu$ F.

- Configuring the RESET pin to GPIO output in normal operation in a high-noise environment may help to improve the performance of noise transient immunity.
- Add a 2.2 k $\Omega$  external pullup on the TMS pin of the JTAG port to keep EOnCE in a reset state during normal operation if JTAG converter is not present. Furthermore, configure TMS, TDI, TDO and TCK to GPIO if operation environment is very noisy.
- During reset and after reset but before I/O initialization, all the GPIO pins are at tristate.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than 33 pF 10 $\Omega$  RC filter.

## 10.3 Power-on Reset design considerations

### 10.3.1 Improper power-up sequence between VDD/VSS and VDDA/ VSSA:

It is recommended that VDD be kept within 100 mV of VDDA at all times, including power ramp-up and ramp-down. Failure to keep VDD within 100 mV of VDDA may cause a leakage current through the substrate, between the VDD and VDDA pad cells. This leakage current could prevent operation of the device after it powers up. The voltage difference between VDD and VDDA must be limited to below 0.3 V at all times, to avoid permanent damage to the part (See the table in "Voltage and current operating ratings" section). Also see the table in "Voltage and current operating requirements" section.

## **10.3.2 Unnecessary protection circuit:**

In many circuit designs, it is a general practice to add external clamping diodes on each analog input pin; see diode D1 and D2 in Figure 24, to prevent the surge voltage from damaging the analog input.

**Design Considerations** 





Figure 24. Protection Circuit Example

This device uses the 5V tolerance I/O. When the pin is configured to digital input, it can accept 5V input. See Table 5. When the pin is configured to analog input, the internal integrated current injection protection circuit is enabled. The current injection protection circuit performs the same functions as external clamp diode D1 and D2 in Figure 24. As long as the source or sink current for each analog pin is less than 3 mA, then there is no damage to the device. See 12-bit ADC Electrical Specifications. Therefore, D1 and D2 clamping diodes are **not** recommended to be used.

## **10.3.3 Heavy capacitive load on power supply output:**

In some applications, the low cost DC/DC converter may not regulate the output voltage well before it reaches the regulation point, which is roughly around 2.5V to 2.7V. However, the device might exit power-on reset at around 2.3V. If the initialization code enables the PLL to run the DSC at full speed right after reset, then the high current will be pulled by DSC from the supply, which can cause the supply voltage to drop below the operation voltage; see the captured graph (Figure 25). This can cause the DSC fail to start up.



#### Figure 25. Supply Voltage Drop

A recommended initialization sequence during power-up is:

- 1. After POR is released, run a few hundred NOP instructions from the internal relaxation oscillator; this gives time for the supply voltage to stabilize.
- 2. Configure the peripherals (except the ADC) to the desired settings; the ADC should stay in low power mode.
- 3. Power up the PLL.
- 4. After the PLL locks, switch the clock from PLL prescale to postscale.
- 5. Configure the ADC.

# **11** Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

Drawing for package	Document number to be used
64-pin LQFP	98ASS23234W
80-pin LQFP	98ASS23174W
100-pin LQFP	98ASS23308W

# 12 Pinout

Pinout

## **12.1 Signal Multiplexing and Pin Assignments**

This section shows the signals available on each package pin and the locations of these pins on the devices supported by this document. The SIM's GPS registers are responsible for selecting which ALT functionality is available on most pins.

### NOTE

The RESETB pin is a 3.3 V pin only.

## NOTE

If the GPIOC1 pin is used as GPIO, the XOSC should be powered down.

### NOTE

PWMB signals—including PWMB\_2A, PWMB\_2B, and PWMB\_3X—are not available on the 64 LQFP package.

100 LQFP	80 LQFP	64 LQFP	Pin Name	Default	ALTO	ALT1	ALT2	ALT3
1	1	1	ТСК	тск	GPIOD2			
2	2	2	RESETB	RESETB	GPIOD4			
3	3	3	GPIOC0	GPIOC0	EXTAL	CLKIN0		
4	4	4	GPIOC1	GPIOC1	XTAL			
5	5	5	GPIOC2	GPIOC2	TXD0	TB0	XB_IN2	CLKO0
6	6	6	GPIOF8	GPIOF8	RXD0	TB1	CMPD_O	
7	_	-	VDD	VDD				
8	_	-	VSS	VSS				
9	7	_	GPIOD6	GPIOD6	TXD2	XB_IN4	XB_OUT8	
10	8	_	GPIOD5	GPIOD5	RXD2	XB_IN5	XB_OUT9	
11	9	7	GPIOC3	GPIOC3	TA0	CMPA_O	RXD0	CLKIN1
12	10	8	GPIOC4	GPIOC4	TA1	CMPB_O	XB_IN8	EWM_OUT_B
13	_	_	GPIOA10	GPIOA10	ANC18&CMPD_IN3			
14	_	_	GPIOA9	GPIOA9	ANC17&CMPD_IN2			
15	11	_	VSS	VSS				
16	12	_	VCAP	VCAP				
17	13	9	GPIOA7	GPIOA7	ANA7&ANC11			
18	_	_	GPIOA8	GPIOA8	ANC16&CMPD_IN1			
19	14	10	GPIOA6	GPIOA6	ANA6&ANC10			
20	15	11	GPIOA5	GPIOA5	ANA5&ANC9			
21	16	12	GPIOA4	GPIOA4	ANA4&ANC8&CMPD_IN0			
22	17	13	GPIOA0	GPIOA0	ANA0&CMPA_IN3	CMPC_O		
23	18	14	GPIOA1	GPIOA1	ANA1&CMPA_IN0			
24	19	15	GPIOA2	GPIOA2	ANA2&VREFHA&CMPA_ IN1			

100 LQFP	80 LQFP	64 LQFP	Pin Name	Default	ALTO	ALT1	ALT2	ALT3
25	20	16	GPIOA3	GPIOA3	ANA3&VREFLA&CMPA_ IN2			
26	21	17	GPIOB7	GPIOB7	ANB7&ANC15&CMPB_ IN2			
27	22	18	GPIOC5	GPIOC5	DACO	XB_IN7		
28	23	19	GPIOB6	GPIOB6	ANB6&ANC14&CMPB_ IN1			
29	24	20	GPIOB5	GPIOB5	ANB5&ANC13&CMPC_ IN2			
30	25	21	GPIOB4	GPIOB4	ANB4&ANC12&CMPC_ IN1			
31	26	22	VDDA	VDDA				
32	27	23	VSSA	VSSA				
33	28	24	GPIOB0	GPIOB0	ANB0&CMPB_IN3			
34	29	25	GPIOB1	GPIOB1	ANB1&CMPB_IN0			
35	30	26	VCAP	VCAP				
36	31	27	GPIOB2	GPIOB2	ANB2&VREFHB&CMPC_ IN3			
37	32	-	GPIOA11	GPIOA11	ANC19&VREFHC			
38	33	-	GPIOB8	GPIOB8	ANC20&VREFLC			
39	-	_	GPIOB9	GPIOB9	ANC21	XB_IN9	MISO2	
40	-	-	GPIOB10	GPIOB10	ANC22	XB_IN8	MOSI2	
41	-	_	GPIOB11	GPIOB11	ANC23	XB_IN7	SCLK2	
42	34	28	GPIOB3	GPIOB3	ANB3&VREFLB&CMPC_ IN0			
43	35	29	VDD	VDD				
44	36	30	VSS	VSS				
45	_	—	GPIOF11	GPIOF11	TXD0	XB_IN11		
46	_	_	GPIOF15	GPIOF15	RXD0	XB_IN10		
47	37	Ι	GPIOD7	GPIOD7	XB_OUT11	XB_IN7	MISO1	
48	38	-	GPIOG11	GPIOG11	TB3	CLKO0	MOSI1	
49	39	31	GPIOC6	GPIOC6	TA2	XB_IN3	CMP_REF	
50	40	32	GPIOC7	GPIOC7	SS0_B	TXD0		
51	—	—	GPIOG10	GPIOG10	PWMB_2X	PWMA_2X	XB_IN8	SS2_B
52	41	33	GPIOC8	GPIOC8	MISO0	RXD0	XB_IN9	
53	42	34	GPIOC9	GPIOC9	SCLK0	XB_IN4		
54	43	35	GPIOC10	GPIOC10	MOSIO	XB_IN5	MISO0	
55	44	36	GPIOF0	GPIOF0	XB_IN6	TB2	SCLK1	
56	45	_	GPIOF10	GPIOF10	TXD2	PWMA_FAULT6	PWMB_FAULT6	XB_OUT10
57	46	-	GPIOF9	GPIOF9	RXD2	PWMA_FAULT7	PWMB_FAULT7	XB_OUT11
58	47	37	GPIOC11	GPIOC11	CANTX	SCL1	TXD1	
59	48	38	GPIOC12	GPIOC12	CANRX	SDA1	RXD1	
60	49	39	GPIOF2	GPIOF2	SCL1	XB_OUT6		

#### Pinout

100 LQFP	80 LQFP	64 LQFP	Pin Name	Default	ALTO	ALT1	ALT2	ALT3
61	50	40	GPIOF3	GPIOF3	SDA1	XB_OUT7		
62	51	41	GPIOF4	GPIOF4	TXD1	XB_OUT8		
63	52	42	GPIOF5	GPIOF5	RXD1	XB_OUT9		
64	-	_	GPIOG8	GPIOG8	PWMB_0X	PWMA_0X	TA2	XB_OUT10
65	_	_	GPIOG9	GPIOG9	PWMB_1X	PWMA_1X	TA3	XB_OUT11
66	53	43	VSS	VSS				
67	54	44	VDD	VDD				
68	55	45	GPIOE0	GPIOE0	PWMA_0B			
69	56	46	GPIOE1	GPIOE1	PWMA_0A			
70	57	_	GPIOG2	GPIOG2	PWMB_0B	XB_OUT4		
71	58	_	GPIOG3	GPIOG3	PWMB_0A	XB_OUT5		
72	_	_	GPIOE8	GPIOE8	PWMB_2B	PWMA_FAULT0		
73	_	_	GPIOE9	GPIOE9	PWMB_2A	PWMA_FAULT1		
74	59	47	GPIOE2	GPIOE2	PWMA_1B			
75	60	48	GPIOE3	GPIOE3	PWMA_1A			
76	61	49	GPIOC13	GPIOC13	TA3	XB_IN6	EWM_OUT_B	
77	62	50	GPIOF1	GPIOF1	CLKO1	XB_IN7	CMPD_O	
78	63	_	GPIOG0	GPIOG0	PWMB_1B	XB_OUT6		
79	64	_	GPIOG1	GPIOG1	PWMB_1A	XB_OUT7		
80	_	_	GPIOG4	GPIOG4	PWMB_3B	PWMA_FAULT2		
81	_	_	GPIOG5	GPIOG5	PWMB_3A	PWMA_FAULT3		
82	65	51	GPIOE4	GPIOE4	PWMA_2B	XB_IN2		
83	66	52	GPIOE5	GPIOE5	PWMA_2A	XB_IN3		
84	67	53	GPIOE6	GPIOE6	PWMA_3B	XB_IN4	PWMB_2B	
85	68	54	GPIOE7	GPIOE7	PWMA_3A	XB_IN5	PWMB_2A	
86	69	-	GPIOG6	GPIOG6	PWMA_FAULT4	PWMB_FAULT4	TB2	XB_OUT8
87	70	55	GPIOC14	GPIOC14	SDA0	XB_OUT4		
88	71	56	GPIOC15	GPIOC15	SCL0	XB_OUT5		
89	-	-	GPIOF12	GPIOF12	MISO1	PWMB_FAULT2		
90	_	-	GPIOF13	GPIOF13	MOSI1	PWMB_FAULT1		
91	_	—	GPIOF14	GPIOF14	SCLK1	PWMB_FAULT0		
92	72	_	GPIOG7	GPIOG7	PWMA_FAULT5	PWMB_FAULT5	XB_OUT9	
93	73	57	VCAP	VCAP				
94	74	58	GPIOF6	GPIOF6	TB2	PWMA_3X	PWMB_3X	XB_IN2
95	75	59	GPIOF7	GPIOF7	TB3	CMPC_O	SS1_B	XB_IN3
96	76	60	VDD	VDD				
97	77	61	VSS	VSS				
98	78	62	TDO	TDO	GPIOD1			
99	79	63	TMS	TMS	GPIOD3			
100	80	64	TDI	TDI	GPIOD0			

## 12.2 Pinout diagrams

The following diagrams show pinouts for the packages. For each pin, the diagrams show the default function. However, many signals may be multiplexed onto a single pin.





Figure 26. 100-pin LQFP

#### Pinout

NOTE







Figure 27. 80-pin LQFP

### NOTE

The RESETB pin is a 3.3 V pin only.



#### Figure 28. 64-pin LQFP

NOTE

The RESETB pin is a 3.3 V pin only.

Pinout

# **13** Product documentation

The documents listed in Table 38 are required for a complete description and to successfully design using the device. Documentation is available from local NXP distributors, NXP sales offices, or online at www.nxp.com.

Торіс	Description	Document Number
DSP56800E/DSP56800EX Reference Manual	Detailed description of the 56800EX family architecture, 32-bit digital signal controller core processor, and the instruction set	DSP56800ERM
MC56F847xx Reference Manual	Detailed functional description and programming model	MC56F847XXRM
MC56F847xx Data Sheet	Electrical and timing specifications, pin descriptions, and package information (this document)	MC56F847XX
MC56F84xxx Errata	Details any chip issues that might be present	MC56F84XXX_0N27E

Table 38. Device documentation

# 14 Revision history

The following table summarizes changes to this document since the release of the previous version.

#### Table 39. Revision history

Rev.	Date	Substantial Changes
4	05/2016	<ul> <li>Changes include:</li> <li>In product family table, added caveat about PWMB availability only in 80 and 100-pin packages, and footnote about input capture channels sharing the the pin with corresponding PWM channels.</li> <li>Added new section "Power-on Reset design considerations".</li> <li>In "Peripheral highlights" section, added <ul> <li>Periodic Interrupt Timer (PIT) Modules</li> <li>Programmable Delay Block (PDB) Modules</li> <li>External Watchdog Monitor (EWM)</li> </ul> </li> </ul>
4.1	01/2022	<ul> <li>Added MC56F84783 new part in the table of product family and the cover page.</li> <li>Updated the back page disclaimers.</li> </ul>

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Security** — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications,

Document Number MC56F847XX Revision 4.1, 01/2022

