Octal D-Type Flip-Flop with 3-State Outputs

The MC74ACT564 is a high–speed, low power octal flip–flop with a buffered common Clock (CP) and a buffered common Output Enable (\overline{OE}).

The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74ACT564 device is functionally indentical to the MC74ACT574, but with inverted outputs.

Features

- Inputs and Outputs on the Opposite Sides of the Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessor
- Functionally Indentical to the MC74ACT574 but with Inverted Outputs
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- TTL Compatible Inputs
- These are Pb–Free Devices




Figure 1. Pinout: 20–Lead Packages Conductors (Top View)

PIN ASSIGNMENT

PIN	FUNCTION
D ₀ -D ₇	Data Inputs
СР	Clock Pulse Input
ŌE	3-State Output Enable Input
$\overline{O}_0 - \overline{O}_7$	3–State Outputs



ON Semiconductor®

www.onsemi.com



SOIC-20W DW SUFFIX CASE 751D

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 5 of this data sheet.





Figure 2. Logic Symbol



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3	. Logic	Diagram
----------	---------	---------

	Inputs		Internal	Outputs	Function
ŌE	CP	D	Q	0	Function
Н	Н	L	NC	Z	Hold
н	н	Н	NC	Z	Hold
н	⊥	L	Н	Z	Load
н		Н	L	Z	Load
L	⊥	L	Н	н	Data Available
L	Г	н	L	L	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

FUNCTION TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

_ = LOW-to-HIGH Transition

NC = No Change

FUNCTIONAL DESCRIPTION

The MC74ACT564 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)		–0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND) (Note 1)	–0.5 to V _{CC} +0.5	V	
Ι _{ΙΚ}	DC Input Diode Current	±20	mA	
I _{OK}	DC Output Diode Current	±50	mA	
I _{OUT}	DC Output Sink/Source Current		±50	mA
I _{CC}	DC Supply Current, per Output Pin		±50	mA
I _{GND}	DC Ground Current, per Output Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction Temperature Under Bias		140	°C
θ_{JA}	Thermal Resistance (Note 2)		65.8	°C/W
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxygen Index: 3	0% – 35%	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Mode Machine Mode Charged Device Mode	el (Note 4)	> 2000 > 200 > 1000	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°	C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

I_{OUT} absolute maximum rating must be observed.
The package thermal impedance is calculated in accordance with JESD 51–7.

3. Tested to EIA/JESD22-A114-A.

4. Tested to EIA/JESD22-A115-A.

5. Tested to JESD22-C101-A.

6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	DC Input Voltage (Referenced to GND)	4.5		5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0		V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	25	+85	°C
t _r , t _f	Input Rise and Fall Time (Note 8) $V_{CC} = 4.5 \ V_{CC} = 5.5 \ $	0 0	10 8.0	10 8.0	ns/V
I _{OH}	Output Current – High			-24	mA
I _{OL}	Output Current – Low			24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.7. Unused Inputs may not be left open. All inputs must be tied to a high voltage level or low logic voltage level.

8. Vin from 0.8 V to 2.0 V; refer to individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

		V _{cc}	T _A = -	+25°C	T _A = -40°C to +85°C		
Symbol	Parameter	(V)			anteed Limits	Unit	Conditions
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V V	I _{OUT} = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V V	$V_{IN} = V_{IL} \text{ or } V_{IH} -24 \text{ mA}$ $V_{OH} -24 \text{ mA}$
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V V	$ ^{*}V_{IN} = V_{IL} \text{ or } V_{IH} $ 24 mA $ ^{*}O_{L} $ 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_{I} = V_{CC}, GND$
ΔI_{CCT}	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
I _{OZ}	Maximum 3–State Current	5.5		±0.5	±5.0	μΑ	$ \begin{array}{l} V_{I}\left(OE\right)=V_{IL},V_{IH}\\ V_{I}=V_{CC},GND\\ V_{O}=V_{CC},GND \end{array} $
I _{OLD} I _{OHD}	†Minimum Dynamic Output Current	5.5 5.5			75 –75	mA mA	V_{OLD} = 1.65 V Max V_{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80	μA	$V_{IN} = V_{CC}$ or GND

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

Symbol	Parameter		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C C _L = 5	Unit	
			(V)	Min	Тур	Max	Min	Max	
f _{max}	Maximum Clock Frequency		5.0	85	-	-	75	-	MHz
t _{PLH}	Propagation Delay Cl	P to Qn	5.0	2.0	-	10.5	1.5	11.5	ns
t _{PHL}	Propagation Delay Cl	P to Qn	5.0	1.5	-	9.5	1.5	10.5	ns
t _{PZH}	Output Enable Time		5.0	1.5	-	9.0	1.5	9.5	ns
t _{PZL}	Output Enable Time		5.0	1.5	-	8.5	1.0	9.5	ns
t _{PHZ}	Output Disable Time		5.0	1.5	-	10.5	1.5	11.5	ns
t _{PLZ}	Output Disable Time		5.0	1.5	-	8.0	1.0	8.5	ns

*Voltage Range 5.0 V is 5.0 V ±0.5 V

AC OPERATING REQUIREMENTS

Symbol Parameter		V _{CC} * (V)		Γ _A = +25°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF	Unit	
			(•)	Тур	Guaran	teed Minimum	
t _s	Setup Time, HIGH or LOW	D_n to C_P	5.0	-	2.5	3.0	ns
t _h	Hold Time, HIGH or LOW	D_n to C_P	5.0	-	1.0	1.0	ns
tw	C _P Pulse Width	HIGH or LOW	5.0	-	3.0	3.5	ns

*Voltage Range 3.3 V is 3.3 V ±0.3 V.

*Voltage Range 5.0 V is 5.0 V ± 0.5 V.

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V


ORDERING INFORMATION

Device	Package	Shipping [†]
MC74ACT564DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MARKING DIAGRAMS


SOIC-20W



A = Assembly I	_ocation
----------------	----------

- WL = Wafer Lot
- YY = Year WW = Work Week
- G = Pb-Free Package

SWITCHING WAVEFORMS








Figure 4.













Figure 7. Test Circuit

т





DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1
ON Semiconductor and (11) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			