8-Bit Serial or Parallel-Input/ Serial-Output Shift Register

High-Performance Silicon-Gate CMOS

MC74HC165A

The MC74HC165A is identical in pinout to the LS165. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device is an 8-bit shift register with complementary outputs from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Serial Shift/Parallel Load input is low, the data is loaded asynchronously in parallel. When the Serial Shift/Parallel Load input is high, the data is loaded serially on the rising edge of either Clock or Clock Inhibit (see the Function Table).

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 286 FETs or 71.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com

		MARKING DIAGRAMS
	PDIP-16 N SUFFIX CASE 648	16 <u> </u>
16 18 18 18 18 18 18 18 18 18 18 18 18 18	SOIC-16 D SUFFIX CASE 751B	16 H H H H H H H H HC165AG AWLYWW 1 H H H H H H H H H H H
16* Trenter	TSSOP-16 DT SUFFIX CASE 948F	16 HHHHHHH HC 165A ALYW• o • HHHHHHHH
	QFN16 MN SUFFIX CASE 485AW	165A ALYW■ ∘ ■
A L, WL Y, YY W, WW G or •	= Assembly = Wafer Lot = Year = Work Wee = Pb-Free I	ek Package
A L, WL Y, YY W, WW G or •	MN SUFFIX CASE 485AW = Assembly = Wafer Lot = Year = Work Wee = Pb-Free I	ALYW▪ _ ■ Location

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

SERIAL SHIFT/	1•	16 0 V _{CC}	SERIAL SHI		
				[1] [16]	
CLOCK [2				
ΕD	3	14 🛛 D	E_3]		[14] D
FO	4	13 🛛 C	F 4]	 GND	[13] C
G	5	12 B	G 5		[12] B
нЦ		11 🛛 A	н_6]		[]] A
Q _H [10 🛛 S _A			⊡o S _A
	8	9] Q _H		8 9 GND Q _H	

Figure 1. Pin Assignments




Figure 2. Logic Diagram

Inputs				Internal Stages Output		ernal Stages Output		
Serial Shift/ Parallel Load	Clock	Clock Inhibit	SA	A – H	Q _A	Q _B	Q _H	Operation
L	Х	Х	Х	a h	a	b	h	Asynchronous Parallel Load
H H	ے بر	L	L H	X X	L H	Q _{An} Q _{An}	Q _{Gn} Q _{Gn}	Serial Shift via Clock
H H	L	۔ بر	L H	X X	L H	Q _{An} Q _{An}	Q _{Gn} Q _{Gn}	Serial Shift via Clock Inhibit
H H	X H	H X	X X	X X	No Change			Inhibited Clock
Н	L	L	Х	Х		No Change		No Clock

FUNCTION TABLE

X = don't care $Q_{An} - Q_{Gn}$ = Data shifted from the preceding stage

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	$-$ 0.5 to V_{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
I _{out}	DC Output Current, per Pin	± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating – Plastic DIP: – 10 mW/°C from 65° to 125°C SOIC Package: – 7 mW/°C from 65° to 125°C

TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			V _{CC}	V
T _A	Operating Temperature, All Package Type	6	- 55	+ 125	°C
t _r , t _f	(Figure 1) V V	$C_{CC} = 2.0 V$ $C_{CC} = 3.0 V$ $C_{CC} = 4.5 V$ $C_{CC} = 6.0 V$	0 0 0	1000 600 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			v _{cc}	Gua	ranteed Limi	t	
Symbol	Parameter	Test Conditions	V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High–Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \ \mu\text{A}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\ I_{out} \leq 20 \ \mu\text{A} \end{array}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.80	0.5 0.9 1.35 1.80	0.5 0.9 1.35 1.80	V
V _{OH}	Minimum High-Level Output Voltage		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$ \begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & I_{\text{out}} \leq 2.4 \text{ mA} \\ I_{\text{out}} \leq 4.0 \text{ mA} \\ I_{\text{out}} \leq 5.2 \text{ mA} \end{aligned} $	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	V

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			v _{cc}		Guaranteed Limit		
Symbol	Parameter	Test Conditions	v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{OL}	Maximum Low-Level Output Voltage	$ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\ \left I_{out} \right &\leq 20 \ \mu \text{A} \end{aligned} $	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\begin{array}{ll} V_{in} = V_{IH} \text{ or } V_{IL} & \left I_{out} \right \leq 2.4 \text{ mA} \\ \left I_{out} \right \leq 4.0 \text{ mA} \\ \left I_{out} \right \leq 5.2 \text{ mA} \end{array}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	6.0	4	40	160	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_{r} = t_{f} = 6 ns)

		v _{cc}	Guaranteed Limit		it	
Symbol	Parameter	v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	6	4.8	4	MHz
	(Figures 1 and 8)	3.0	18	17	15	
		4.5	30	24	20	
		6.0	35	28	24	
t _{PLH} ,	Maximum Propagation Delay, Clock (or Clock Inhibit) to Q_H or \overline{Q}_H	2.0	150	190	225	ns
t _{PHL}	(Figures 1 and 8)	3.0	52	63	65	
		4.5	30	38	45	
		6.0	26	33	38	
t _{PLH} ,	Maximum Propagation Delay, Serial Shift/Parallel Load to Q_H or \overline{Q}_H	2.0	175	220	265	ns
t _{PHL}	(Figures 2 and 8)	3.0	58	70	72	
		4.5	35	44	53	
		6.0	30	37	45	
t _{PLH} ,	Maximum Propagation Delay, Input H to Q_H or \overline{Q}_H	2.0	150	190	225	ns
t _{PHL}	(Figures 3 and 8)	3.0	52	63	65	
		4.5	30	38	45	
		6.0	26	33	38	
t _{TLH} ,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
t _{THL}	(Figures 1 and 8)	3.0	27	32	36	
		4.5	15	19	22	
		6.0	13	16	19	
C _{in}	Maximum Input Capacitance	-	10	10	10	pF
			Typical @ 25°C, V _{CC} = 5.0 V			
C _{PD}	Power Dissipation Capacitance (Per Package)*			40		pF

* Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

			Guar	anteed Lim	it	
Symbol	Parameter	V _{CC} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{su}	Minimum Setup Time, Parallel Data Inputs to Serial Shift/Parallel Load	2.0	75	95	110	ns
	(Figure 4)	3.0	30	40	55	
		4.5	15	19	22	
		6.0	13	16	19	
t _{su}	Minimum Setup Time, Input SA to Clock (or Clock Inhibit)	2.0	75	95	110	ns
	(Figure 5)	3.0	30	40	55	
		4.5	15	19	22	
		6.0	13	16	19	
t _{su}	Minimum Setup Time, Serial Shift/Parallel Load to Clock (or Clock Inhibit)	2.0	75	95	110	ns
	(Figure 6)	3.0	30	40	55	
		4.5	15	19	22	
		6.0	13	16	19	
t _{su}	Minimum Setup Time, Clock to Clock Inhibit	2.0	75	95	110	ns
	(Figure 7)	3.0	30	40	55	
		4.5	15	19	22	
		6.0	13	16	19	
t _h	Minimum Hold Time, Serial Shift/Parallel Load to Parallel Data Inputs	2.0	5	5	5	ns
11	(Figure 4)	3.0	5	5	5	
	(Figure +)	4.5	5	5	5	
		6.0	5	5	5	
t _h	Minimum Hold Time, Clock (or Clock Inhibit) to Input SA	2.0	5	5	5	ns
41	(Figure 5)	3.0	5	5	5	110
	(Figure 5)	4.5	5	5	5	
		6.0	5	5	5	
t _h	Minimum Hold Time, Clock (or Clock Inhibit) to Serial Shift/Parallel Load	2.0	5	5	5	ns
41	(Figure 6)	3.0	5	5	5	110
	(riguie o)	4.5	5	5	5	
		6.0	5	5	5	
t _{rec}	Minimum Recovery Time, Clock to Clock Inhibit	2.0	75	95	110	ns
rec	(Figure 7)	3.0	30	40	55	115
		4.5	15	19	22	
		6.0	13	19	19	
+	Minimum Pulse Width, Clock (or Clock Inhibit)	2.0	70	90	100	ns
tw	(Figure 1)	3.0	27	32	36	115
		4.5	15	19	22	
		4.5 6.0	13	19	19	
+	Minimum Pulse width, Serial Shift/Parallel Load					200
tw		2.0	70	90	100	ns
	(Figure 2)	3.0	27	32	36	
		4.5 6.0	15 13	19 16	22 19	
+ +	Maximum Input Biog and Fall Times					20
t _r , t _f	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
	(Figure 1)	3.0	800	800	800	
		4.5	500	500	500	
		6.0	400	400	400	

PIN DESCRIPTIONS

INPUTS

A, B, C, D, E, F, G, H (Pins 11, 12, 13, 14, 3, 4, 5, 6)

Parallel Data inputs. Data on these inputs are asynchronously entered in parallel into the internal flip-flops when the Serial Shift/Parallel Load input is low.

SA (Pin 10)

Serial Data input. When the Serial Shift/Parallel Load input is high, data on this pin is serially entered into the first stage of the shift register with the rising edge of the Clock.

CONTROL INPUTS

Serial Shift/Parallel Load (Pin 1)

Data-entry control input. When a high level is applied to this pin, data at the Serial Data input (SA) are shifted into the register with the rising edge of the Clock. When a low level is applied to this pin, data at the Parallel Data inputs are asynchronously loaded into each of the eight internal stages.

Clock, Clock Inhibit (Pins 2, 15)

Clock inputs. These two clock inputs function identically. Either may be used as an active-high clock inhibit. However, to avoid double clocking, the inhibit input should go high only while the clock input is high.

The shift register is completely static, allowing Clock rates down to DC in a continuous or intermittent mode.

OUTPUTS

Q_H, <u>Q</u>_H (Pins 9, 7)

Complementary Shift Register outputs. These pins are the noninverted and inverted outputs of the eighth stage of the shift register.


ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC165ANG	PDIP-16 (Pb-Free)	500 Units / Rail
MC74HC165ADG		48 Units / Rail
MC74HC165ADR2G	SOIC-16 (Pb-Free)	2500 Units / Reel
NLV74HC165ADR2G*	(1.5.1.00)	2500 Units / Reel
MC74HC165ADTR2G	TSSOP-16	2500 Units / Reel
NLV74HC165ADTR2G*	(Pb-Free)	2500 Units / Reel
MC74HC165AMNTWG	QFN16	3000 Units / Reel
MC74HC165AMN2TWG	(Pb-Free)	3000 Units / Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

SWITCHING WAVEFORMS












Figure 5. Parallel-Load Mode





Figure 6. Parallel-Load Mode











Figure 8. Serial-Shift Mode









*Includes all probe and jig capacitance

Figure 10. Test Circuit


EXPANDED LOGIC DIAGRAM



TIMING DIAGRAM







*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON36347E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	QFN16, 2.5X3.5, 0.5P		PAGE 1 OF 1		

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16		PAGE 1 OF 1					
ON Semiconductor and ()) are trac ON Semiconductor reserves the right	ON Semiconductor and 👊 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding							

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASH70247A	ASH70247A Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.			

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.