MC74HC245A

Octal 3-State Noninverting Bus Transceiver


High–Performance Silicon–Gate CMOS

The MC74HC245A is identical in pinout to the LS245. The device inputs are compatible with standard CMOS outputs; with pull–up resistors, they are compatible with LSTTL outputs.

The HC245A is a 3-state noninverting transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 308 FETs or 77 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant






ON Semiconductor®

http://onsemi.com



PIN ASSIGNMENT

DIRECTION [1 ●	20 🛛 V _{CC}
A1 [2	19 OUTPUT ENABLE
A2 [3	18 🛛 В1
A3 [4	17 🛛 B2
A4 [5	16 🛛 ВЗ
A5 [6	15 🛛 B4
A6 [7	14 🛛 B5
A7 [8	13 🛛 B6
A8 [9	12 🛛 В7
GND [10	11 🛛 В8



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

FUNCTION TABLE

Contro	l Inputs	
Output Enable	Direction	Operation
L	L	Data Transmitted from Bus B to Bus A
L	Н	Data Transmitted from Bus A to Bus B
Н	Х	Buses Isolated (High–Impedance State)

X = don't care

MAXIMUM RATINGS (Note 1)

Symbol	F	Value	Unit	
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	DC Input Voltage		–0.5 to V _{CC} + 0.5	V
V _{OUT}	DC Output Voltage	(Note 2)	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±35	mA
I _{OUT}	DC Output Sink Current		±35	mA
I _{CC}	DC Supply Current per Supply Pin		±75	mA
I _{GND}	DC Ground Current per Ground Pin		±75	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case f	for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+150	°C
θ_{JA}	Thermal Resistance	SOIC TSSOP	96 128	°C/W
P _D	Power Dissipation in Still Air at 85°C	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% to 35%	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 > 1000	V
I _{LATCHUP}	Latchup Performance	Above V_{CC} and Below GND at 85°C (Note 6)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 20 ounce copper trace with no air flow.

2. I_O absolute maximum rating must observed.

Tested to EIA/JESD22–A114–A.
Tested to EIA/JESD22–A115–A.

5. Tested to JESD22-C101-A.

6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	V _{CC}	V
T _A	Operating Temperature, All Package Types		-55	+125	°C
t _r , t _f	(Figure 1) V _{CC}	= 2.0 V = 4.5 V = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

MC74HC245A

		Guaranteed Limit			mit		
Symbol	Parameter	Test Conditions	v _{cc} v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = V_{CC} - 0.1 V$ $ I_{out} \le 20 \mu A$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low–Level Input Voltage	$V_{out} = 0.1 V$ $ I_{out} \le 20 \mu A$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V _{OH}	Minimum High–Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out} \le 20 \ \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
			3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.2 3.7 5.2	
V _{OL}	Maximum Low–Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out} \le 20 \ \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.4 0.4 0.4	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
I _{OZ}	Maximum Three–State Leakage Current	$\begin{array}{l} \text{Output in High-Impedance State} \\ \text{V}_{\text{in}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \\ \text{V}_{\text{out}} = \text{V}_{\text{CC}} \text{ or GND} \end{array}$	6.0	±0.5	±5.0	±10	μΑ
I _{CC}	Maximum Quiescent Supply Cur- rent (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0 \ \mu A$	6.0	4.0	40	160	μΑ

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	V _{CC} V	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to B, B to A (Figures 1 and 3)	2.0 3.0 4.5 6.0	75 55 15 13	95 70 19 16	110 80 22 19	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	2.0 3.0 4.5 6.0	110 90 22 19	140 110 28 24	165 130 33 28	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Output Enable to A or B (Figures 2 and 4)	2.0 3.0 4.5 6.0	110 90 22 19	140 110 28 24	165 130 33 28	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 3.0 4.5 6.0	60 23 12 10	75 27 15 13	90 32 18 15	ns
C _{in}	Maximum Input Capacitance (Pin 1 or Pin 19)	-	10	10	10	pF
C _{out}	Maximum Three–State I/O Capacitance (I/O in High–Impedance State)	-	15	15	15	pF
	Typical @ 25°C, V _{CC} = 5.0 V					
C _{PD}	Power Dissipation Capacitance (Per Transceiver Channel) (Note 7)			40		pF


 C_{PD} Power Dissipation Capacitance (Per Transceiver Channel) (Note 7)7. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ORDERING INFORMATION


Device	Package	Shipping [†]
MC74HC245ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
NLV74HC245ADWG*	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC245ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
NLV74HC245ADWR2G*	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC245ADTG	TSSOP-20 (Pb-Free)	75 Units / Rail
NLV74HC245ADTG*	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74HC245ADTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel
NLV74HC245ADTR2G*	TSSOP-20 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.












Figure 2. Switching Waveform



*Includes all probe and jig capacitance



*Includes all probe and jig capacitance

Figure 4. Test Circuit

MC74HC245A




Figure 5. Expanded Logic Diagram


т





DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-20 WB			PAGE 1 OF 1		
ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-20 WB	TSSOP-20 WB PAGE 1 OI		

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.