**ON Semiconductor**

**Is Now**

# onsem/

**To learn more about onsemi™, please visit our website at www.onsemi.com**

**onsemi** and **ONSEM** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries, **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

# Phase-Locked Loop

# **High−Performance Silicon−Gate CMOS**

The MC74HC4046B is similar in function to the MC14046 Metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC4046B phase−locked loop contains three phase comparators, a voltage−controlled oscillator (VCO) and unity gain op−amp DEMOUT. The comparators have two common signal inputs,  $COMP_{IN}$ , and  $SIG_{IN}$ . Input  $SIG_{IN}$  and  $COMP_{IN}$  can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor to small voltage signals). The self−bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal  $PC1<sub>OUT</sub>$  and maintains 90 degrees phase shift at the center frequency between  $SIG_{IN}$  and  $COMP_{IN}$  signals (both at 50% duty cycle). Phase comparator 2 (with leading−edge sensing logic) provides digital error signals  $PC2<sub>OUT</sub>$  and  $PCP<sub>OUT</sub>$  and maintains a 0 degree phase shift between  $SIG_{IN}$  and  $COMP_{IN}$  signals (duty cycle is immaterial). The linear VCO produces an output signal  $VCO<sub>OUT</sub>$  whose frequency is determined by the voltage of input  $VCO<sub>IN</sub>$  signal and the capacitor and resistors connected to pins C1A, C1B, R1 and R2. The unity gain op–amp output DEM<sub>OUT</sub> with an external resistor is used where the  $VCO<sub>IN</sub>$  signal is needed but no loading can be tolerated. The inhibit input, when high, disables the VCO and all op−amps to minimize standby power consumption.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage−to− frequency conversion and motor speed control.

#### **Features**

- Output Drive Capability: 10 LSTTL Loads
- Low Power Consumption Characteristic of CMOS Devices
- Operating Speeds Similar to LSTTL
- Wide Operating Voltage Range for VCO: 3.0 to 6.0 V
- $\bullet$  Low Input Current: 1.0 µA Maximum (except SIG<sub>IN</sub> and COMP<sub>IN</sub>)
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Low Quiescent Current: 80 µA Maximum (VCO disabled)
- High Noise Immunity Characteristic of CMOS Devices
- Diode Protection on All Inputs
- Chip Complexity: 279 FETs or 70 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free and are RoHS Compliant



# **ON Semiconductor®**

**[www.onsemi.com](http://www.onsemi.com/)**



**CASE 751B**



**CASE 948F**

#### **PIN ASSIGNMENT**



#### **MARKING DIAGRAMS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [11](#page-11-0) of this data sheet.



#### **MAXIMUM RATINGS**



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: –7 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **[Phase Comparator Section] DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)



# **[Phase Comparator Section]**

**AC ELECTRICAL CHARACTERISTICS** ( $C_L$  = 50 pF, Input  $t_r$  =  $t_f$  = 6.0 ns)



# **[VCO Section] DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)



### **[VCO Section]**

```
AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)
```


# <span id="page-5-0"></span>**[Demodulator Section] DC ELECTRICAL CHARACTERISTICS**



# **SWITCHING WAVEFORMS**



**Figure 1. Figure 2.** 







\*INCLUDES ALL PROBE AND JIG CAPACITANCE



#### **DETAILED CIRCUIT DESCRIPTION**

#### **Voltage Controlled Oscillator/Demodulator Output**

The VCO requires two or three external components to operate. These are R1, R2, C1. Resistor R1 and Capacitor C1 are selected to determine the center frequency of the VCO (see typical performance curves Figure [12](#page-10-0)). R2 can be used to set the offset frequency with 0 volts at VCO input. For example, if R2 is decreased, the offset frequency is increased. If R2 is omitted the VCO range is from 0 Hz. By increasing the value of R2 the lock range of the PLL is increased and the gain (volts/Hz) is decreased. Thus, for a narrow lock range, large swings on the VCO input will cause less frequency variation.

Internally, the resistors set a current in a current mirror, as shown in Figure 5. The mirrored current drives one side of the capacitor. Once the voltage across the capacitor charges up to  $V_{ref}$  of the comparators, the oscillator logic flips the

capacitor which causes the mirror to charge the opposite side of the capacitor. The output from the internal logic is then taken to VCO output (Pin 4).

The input to the VCO is a very high impedance CMOS input and thus will not load down the loop filter, easing the filter design. In order to make signals at the VCO input accessible without degrading the loop performance, the VCO input voltage is buffered through a unity gain Op−amp to Demod Output. This Op−amp can drive loads of 50K ohms or more and provides no loading effects to the VCO input voltage (see Figure [10\)](#page-9-0).

An inhibit input is provided to allow disabling of the VCO and all Op−amps (see Figure 5). This is useful if the internal VCO is not being used. A logic high on inhibit disables the VCO and all Op−amps, minimizing standby power consumption.



**Figure 5. Logic Diagram for VCO**

<span id="page-7-0"></span>The output of the VCO is a standard high speed CMOS output with an equivalent LS−TTL fan out of 10. The VCO output is approximately a square wave. This output can either directly feed the COMP<sub>IN</sub> of the phase comparators or feed external prescalers (counters) to enable frequency synthesis.

#### **Phase Comparators**

All three phase comparators have two inputs,  $\rm SIG_{IN}$  and  $COMP_{IN}$ . The  $SIG_{IN}$  and  $COMP_{IN}$  have a special DC bias network that enables AC coupling of input signals. If the signals are not AC coupled, standard 74HC input levels are required. Both input structures are shown in Figure 6. The outputs of these comparators are essentially standard 74HC outputs (comparator 2 is TRI−STATEABLE). In normal operation  $V_{CC}$  and ground voltage levels are fed to the loop filter. This differs from some phase detectors which supply a current to the loop filter and should be considered in the design. (The MC14046 also provides a voltage).



**Figure 6. Logic Diagram for Phase Comparators**

#### **Phase Comparator 1**

This comparator is a simple XOR gate similar to the 74HC86. Its operation is similar to an overdriven balanced modulator. To maximize lock range the input frequencies must have a 50% duty cycle. Typical input and output waveforms are shown in Figure 7. The output of the phase detector feeds the loop filter which averages the output voltage. The frequency range upon which the PLL will lock onto if initially out of lock is defined as the capture range. The capture range for phase detector 1 is dependent on the loop filter design. The capture range can be as large as the lock range, which is equal to the VCO frequency range.

To see how the detector operates, refer to Figure 7. When two square wave signals are applied to this comparator, an output waveform (whose duty cycle is dependent on the phase difference between the two signals) results. As the phase difference increases, the output duty cycle increases and the voltage after the loop filter increases. In order to achieve lock when the PLL input frequency increases, the VCO input voltage must increase and the phase difference between  $\text{COMP}_{\text{IN}}$  and  $\text{SIG}_{\text{IN}}$  will increase. At an input frequency equal to  $f_{\text{min}}$ , the VCO input is at 0 V. This requires the phase detector output to be grounded; hence, the two input signals must be in phase. When the input frequency is  $f_{\text{max}}$ , the VCO input must be  $V_{\text{CC}}$  and the phase detector inputs must be 180 degrees out of phase.



#### **Figure 7. Typical Waveforms for PLL Using Phase Comparator 1**

The XOR is more susceptible to locking onto harmonics of the  $SIG<sub>IN</sub>$  than the digital phase detector 2. For instance, a signal 2 times the VCO frequency results in the same output duty cycle as a signal equal to the VCO frequency. The difference is that the output frequency of the 2f example is twice that of the other example. The loop filter and VCO range should be designed to prevent locking on to harmonics.

#### **Phase Comparator 2**

This detector is a digital memory network. It consists of four flip−flops and some gating logic, a three state output and a phase pulse output as shown in Figure [6](#page-7-0). This comparator acts only on the positive edges of the input signals and is independent of duty cycle.

Phase comparator 2 operates in such a way as to force the PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 8 shows some typical loop waveforms. First assume that  $SIG_{IN}$  is leading the COMP<sub>IN</sub>. This means that the VCO's frequency must be increased to bring its leading edge into proper phase alignment. Thus the phase detector 2 output is set high. This will cause the loop filter to charge up the VCO input, increasing the VCO frequency. Once the leading edge of the  $\text{COMP}_{\text{IN}}$  is detected, the output goes TRI−STATE holding the VCO input at the loop filter voltage. If the VCO still lags the  $SIG_{IN}$  then the phase detector will again charge up the VCO input for the time between the leading edges of both waveforms.

If the VCO leads the  $SIG<sub>IN</sub>$  then when the leading edge of the VCO is seen; the output of the phase comparator goes low. This discharges the loop filter until the leading edge of the  $\rm SIG_{IN}$  is detected at which time the output disables itself again. This has the effect of slowing down the VCO to again make the rising edges of both waveforms coincidental.

When the PLL is out of lock, the VCO will be running either slower or faster than the  $SIG_{IN}$ . If it is running slower the phase detector will see more  $\rm{SIG}_{IN}$  rising edges and so the output of the phase comparator will be high a majority of the time, raising the VCO's frequency. Conversely, if the VCO is running faster than the  $\rm{SIG}_{IN}$ , the output of the detector will be low most of the time and the VCO's output frequency will be decreased.

As one can see, when the PLL is locked, the output of phase comparator 2 will be disabled except for minor corrections at the leading edge of the waveforms. When  $PC<sub>2</sub>$ is TRI−STATED, the PCP output is high. This output can be used to determine when the PLL is in the locked condition.

This detector has several interesting characteristics. Over the entire VCO frequency range there is no phase difference between the COMP<sub>IN</sub> and the  $SIG_{IN}$ . The lock range of the PLL is the same as the capture range. Minimal power was consumed in the loop filter since in lock the detector output is a high impedance. When no  $SIG<sub>IN</sub>$  is present, the detector will see only VCO leading edges, so the comparator output will stay low, forcing the VCO to  $f_{\text{min}}$ .

Phase comparator 2 is more susceptible to noise, causing the PLL to unlock. If a noise pulse is seen on the  $\rm{SiG_{IN}}$ , the comparator treats it as another positive edge of the  $\text{SIG}_{\text{IN}}$ and will cause the output to go high until the VCO leading edge is seen, potentially for an entire  $SIG_{IN}$  period. This would cause the VCO to speed up during that time. When using  $PC<sub>1</sub>$ , the output of that phase detector would be disturbed for only the short duration of the noise spike and would cause less upset.

#### **Phase Comparator 3**

This is a positive edge−triggered sequential phase detector using an RS flip−flop as shown in Figure [6](#page-7-0). When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $\rm SIG_{IN}$  and COMPIN are not important. It has some similar characteristics to the edge sensitive comparator. To see how this detector works, assume input pulses are applied to the  $SIG<sub>IN</sub>$  and  $COMP<sub>IN</sub>$ 's as shown in Figure 9. When the  $SIG<sub>IN</sub>$  leads the COMP<sub>IN</sub>, the flop is set. This will charge the loop filter and cause the VCO to speed up, bringing the comparator into phase with the  $\rm SIG_{IN}$ . The phase angle between  $SIG_{IN}$  and  $COMP_{IN}$  varies from  $0^{\circ}$  to  $360^{\circ}$  and is 180 $\degree$  at f<sub>o</sub>. The voltage swing for PC<sub>3</sub> is greater than for PC<sub>2</sub> but consequently has more ripple in the signal to the VCO. When no  $\rm SIG_{IN}$  is present the VCO will be forced to  $f_{\rm max}$  as opposed to  $f_{\text{min}}$  when PC<sub>2</sub> is used.

The operating characteristics of all three phase comparators should be compared to the requirements of the system design and the appropriate one should be used.



**Phase Comparator 3**

# **TYPICAL CHARACTERISTICS**

<span id="page-9-0"></span>

#### **TYPICAL CHARACTERISTICS**

3.5

3.5

<span id="page-10-0"></span>![](_page_10_Figure_2.jpeg)

#### <span id="page-11-0"></span>**ORDERING INFORMATION**

![](_page_11_Picture_114.jpeg)

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

#### **PACKAGE DIMENSIONS**

**TSSOP−16** CASE 948F ISSUE B

![](_page_12_Figure_3.jpeg)

NOTES:

 $\blacksquare$ 1. DIMENSIONING AND TOLERANCING PER<br>ANSI Y14.5M, 1982.<br>2. CONTROLLING DIMENSION: MILLIMETER.<br>3. DIMENSION A DOES NOT INCLUDE MOLD<br>FLASH OR GATE BURRS SHALL NOT<br>MOLD FLASH OR GATE BURRS SHALL NOT

en en en en de la commune d EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

ÇÇÇ

5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR<br>|REFERENCE ONLY.<br>7. DIMENSION A AND B ARE TO BE<br>|DETERMINED AT DATUM PLANE −W−.

![](_page_12_Picture_379.jpeg)

**SOLDERING FOOTPRINT\***

![](_page_12_Figure_13.jpeg)

![](_page_12_Figure_14.jpeg)