# **MC74HC4538A**  $\frac{1}{\sqrt{2\pi}}$

# **Dual Precision Monostable** Multivibrator (Retriggerable, **Resettable)**

The MC74HC4538A is identical in pinout to the MC14538B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This dual monostable multivibrator may be triggered by either the positive or the negative edge of an input pulse, and produces a precision output pulse over a wide range of pulse widths. Because the device has conditioned trigger inputs, there are no trigger−input rise and fall time restrictions. The output pulse width is determined by the external timing components,  $R_x$  and  $C_x$ . The device has a reset function which forces the Q output low and the  $\overline{Q}$  output high, regardless of the state of the output pulse circuitry.

#### **Features**

- Unlimited Rise and Fall Times Allowed on the Trigger Inputs
- Output Pulse is Independent of the Trigger Pulse Width
- ± 10% Guaranteed Pulse Width Variation from Part to Part (Using the Same Test Jig)
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 3.0 to 6.0 V
- $\bullet$  Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 145 FETs or 36 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free and are RoHS Compliant



## **ON Semiconductor®**

**http://onsemi.com**



**CASE 751B**

**CASE 948F**

# **PIN ASSIGNMENT**



#### **MARKING DIAGRAMS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [2](#page-1-0) of this data sheet.

#### **FUNCTION TABLE**



<span id="page-1-0"></span>



#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable

#### **MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $I<sub>O</sub>$  absolute maximum rating must be observed.

2. Tested to EIA/JESD22−A114−A.

3. Tested to EIA/JESD22−A115−A.

4. Tested to JESD22−C101−A.

5. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

 $\dagger$ The maximum allowable values of R<sub>x</sub> and C<sub>x</sub> are a function of the leakage of capacitor C<sub>x</sub>, the leakage of the HC4538A, and leakage due to board layout and surface resistance. For most applications,  $C_x/R_x$  should be limited to a maximum value of 10 µF/1.0 MΩ. Values of  $C_x$  > 1.0 µF may cause a problem during power down (see Power Down Considerations). Susceptibility to externally induced noise signals may occur for  $R_x > 1.0$  M.2.

6. Unused inputs may not be left open. All inputs must be tied to a high−logic voltage level or a low−logic input voltage level.

#### **DC CHARACTERISTICS**



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **AC CHARACTERISTICS** ( $C_L$  = 50 pF, Input  $t_r = t_f = 6.0$  ns)





\*Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 + I_{CC} V_{CC}$ .

#### **TIMING CHARACTERISTICS** (Input  $t_r = t_f = 6.0$  ns)



$$
t_{rr}(ns) = \frac{V_{CC} (volts) \times C_x (pF)}{30.5}
$$

#### **OUTPUT PULSE WIDTH CHARACTERISTICS** (R<sub>x</sub> = 10 kΩ, C<sub>x</sub> = 0.1 µF, C<sub>L</sub> = 50 pF)



## **OUTPUT PULSE WIDTH CHARACTERISTICS**  $(R_x = 100 \text{ k}\Omega, C_x = 1 \text{ nF}, C_L = 50 \text{ pF})$



8. τ = kR<sub>x</sub>C<sub>x</sub> and k = 0.7 for the output pulse width corresponding to R<sub>x</sub> = 10 kΩ, C<sub>x</sub> = 0.1 μF.

9.  $\tau = kR_xC_x$  and  $k = 0.79$  for the output pulse width corresponding to  $R_x = 100$  kΩ,  $C_x = 1$  nF.

10.Pulse width match variation between ICs (part–to–part) is defined with identical R<sub>x</sub>, C<sub>x</sub>, V<sub>CC</sub> and a specific temperature.

### **TYPICAL CHARACTERISTICS**

<span id="page-6-0"></span>

<span id="page-7-0"></span>







\*Includes all probe and jig capacitance

#### **Figure 9. Test Circuit**

### **PIN DESCRIPTIONS**

#### <span id="page-8-0"></span>**INPUTS**

#### **A1, A2 (Pins 4, 12)**

Positive−edge trigger inputs. A rising−edge signal on either of these pins triggers the corresponding multivibrator when there is a high level on the B1 or B2 input.

### **B1, B2 (Pins 5, 11)**

Negative−edge trigger inputs. A falling−edge signal on either of these pins triggers the corresponding multivibrator when there is a low level on the A1 or A2 input.

#### **Reset 1, Reset 2 (Pins 3, 13)**

Reset inputs (active low). When a low level is applied to one of these pins, the Q output of the corresponding multivibrator is reset to a low level and the  $\overline{Q}$  output is set to a high level.

### $C_X$ 1/R<sub>X</sub>1 and  $C_X$ 2/R<sub>X</sub>2 (Pins 2 and 14)

External timing components. These pins are tied to the common points of the external timing resistors and

capacitors (see the Block Diagram). Polystyrene capacitors are recommended for optimum pulse width control. Electrolytic capacitors are not recommended due to high leakages associated with these type capacitors.

#### **GND (Pins 1 and 15)**

External ground. The external timing capacitors discharge to ground through these pins.

#### **OUTPUTS**

#### **Q1, Q2 (Pins 6, 10)**

Noninverted monostable outputs. These pins (normally low) pulse high when the multivibrator is triggered at either the A or the B input. The width of the pulse is determined by the external timing components,  $R_X$  and  $C_X$ .

#### **Q1, Q2 (Pins 7, 9)**

Inverted monostable outputs. These pins (normally high) pulse low when the multivibrator is triggered at either the A or the B input. These outputs are the inverse of Q1 and Q2.



**Figure 10. Logic Detail (1/2 the Device)**

#### **CIRCUIT OPERATION**

Figure 11 shows the HC4538A configured in the retriggerable mode. Briefly, the device operates as follows (refer to Figure [10\)](#page-8-0): In the quiescent state, the external timing capacitor,  $C_x$ , is charged to  $V_{CC}$ . When a trigger occurs, the Q output goes high and  $C_x$  discharges quickly to the lower reference voltage (V<sub>ref</sub> Lower  $\approx 1/3$  V<sub>CC</sub>). C<sub>x</sub> then charges, through  $R_x$ , back up to the upper reference voltage (V<sub>ref</sub> Upper  $\approx$  2/3 V<sub>CC</sub>), at which point the one−shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the logic detail (Figure [10](#page-8-0)) and the timing diagram (Figure 11).

#### **QUIESCENT STATE**

In the quiescent state, before an input trigger appears, the output latch is high and the reset latch is high (#1 in Figure 11). Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (#2, Figure 11).

The output of the trigger−control circuit is low (#3), and transistors M1, M2, and M3 are turned off. The external timing capacitor,  $C_x$ , is charged to  $V_{CC}$  (#4), and both the upper and lower reference circuit has a low output (#5).

In addition, the output of the trigger−control reset circuit is low.

#### **TRIGGER OPERATION**

The HC4538A is triggered by either a rising–edge signal at input A  $(\#7)$  or a falling–edge signal at input B  $(\#8)$ , with the unused trigger input and the Reset input held at the voltage levels shown in the Function Table. Either trigger signal will cause the output of the trigger−control circuit to go high (#9).

The trigger−control circuit going high simultaneously initiates two events. First, the output latch goes low, thus taking the Q output of the HC4538A to a high state (#10). Second, transistor M3 is turned on, which allows the external timing capacitor,  $C_x$ , to rapidly discharge toward ground (#11). (Note that the voltage across  $C_x$  appears at the input of both the upper and lower reference circuit comparator).

When  $C_x$  discharges to the reference voltage of the lower reference circuit (#12), the outputs of both reference circuits will be high (#13). The trigger−control reset circuit goes high, resetting the trigger−control circuit flip−flop to a low state (#14). This turns transistor M3 off again, allowing  $C_x$  to begin to charge back up toward  $V_{CC}$ , with a time constant  $t = R_x C_x$ (#15). Once the voltage across  $C_x$  charges to above the lower reference voltage, the lower reference circuit will go low allowing the monostable multivibrator to be retriggered.





When  $C_x$  charges up to the reference voltage of the upper reference circuit (#17), the output of the upper reference circuit goes low (#18). This causes the output latch to toggle, taking the Q output of the HC4538A to a low state (#19), and completing the time−out cycle.

#### **POWER−DOWN CONSIDERATIONS**

Large values of  $C_x$  may cause problems when powering down the HC4538A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from  $V_{CC}$ through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn–off time of the  $V_{CC}$  power supply must not be faster than  $t = V_{\text{CC}} \cdot C_x/(30 \text{ mA})$ . For example, if  $V_{CC} = 5.0 V$  and  $C_x = 15 \mu F$ , the  $V_{CC}$  supply must turn off no faster than  $t = (5.0 \text{ V}) \cdot (15 \text{ µF})/30 \text{ mA} = 2.5 \text{ ms}$ . This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of  $V_{CC}$  to zero volts occurs, the HC4538A may sustain damage. To avoid this possibility, use an external damping diode,  $D_x$ , connected as shown in Figure 12. Best results can be achieved if diode  $D_x$  is chosen to be a germanium or Schottky type diode able to withstand large current surges.

#### **RESET AND POWER ON RESET OPERATION**

A low voltage applied to the Reset pin always forces the Q output of the HC4538A to a low state.

The timing diagram illustrates the case in which reset occurs (#20) while  $C_x$  is charging up toward the reference voltage of the upper reference circuit (#21). When a reset occurs, the output of the reset latch goes low (#22), turning on transistor M1. Thus  $C_x$  is allowed to quickly charge up to  $V_{CC}$  (#23) to await the next trigger signal.

On power up of the HC4538A the power−on reset circuit will be high causing a reset condition. This will prevent the trigger−control circuit from accepting a trigger input during this state. The HC4538A's Q outputs are low and the  $\overline{Q}$  not outputs are high.

#### **RETRIGGER OPERATION**

When used in the retriggerable mode (Figure [13](#page-11-0)), the HC4538A may be retriggered during timing out of the output pulse at any time after the trigger−control circuit flip–flop has been reset (#24), and the voltage across  $C_x$  is above the lower reference voltage. As long as the  $C_x$  voltage is below the lower reference voltage, the reset of the flip−flop is high, disabling any trigger pulse. This prevents M3 from turning on during this period resulting in an output pulse width that is predictable.

The amount of undershoot voltage on  $R_xC_x$  during the trigger mode is a function of loop delay, M3 conductivity, and  $V_{DD}$ . Minimum retrigger time, trr (Figure 7), is a function of 1) time to discharge  $R_xC_x$  from  $V_{DD}$  to lower reference voltage (T<sub>discharge</sub>); 2) loop delay (T<sub>delay</sub>); 3) time to charge  $R_xC_x$  from the undershoot voltage back to the lower reference voltage  $(T_{charge})$ .

Figure [14](#page-11-0) shows the device configured in the non−retriggerable mode.

For additional information, please see Application Note (AN1558/D) titled *Characterization of Retrigger Time in the HC4538A Dual Precision Monostable Multivibrator*.



**Figure 12. Discharge Protection During Power Down**

#### **TYPICAL APPLICATIONS**

<span id="page-11-0"></span>





 $REST = V_{CC}$ RISING−EDGE TRIGGER  $C_X$  $V_{\rm CC}$ Q  $\overline{\Omega}$ A B  $R_X$ 





**Figure 15. Connection of Unused Section**







DIMENSIONS: MILLIMETERS



ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability,







ON Semiconductor and (UN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com