

# MC74HCT14A

## Hex Schmitt-Trigger Inverter with LSTTL Compatible Inputs

### High-Performance Silicon-Gate CMOS


The MC74HCT14A may be used as a level converter for interfacing TTL or NMOS outputs to high-speed CMOS inputs.

The HCT14A is useful to “square up” slow input rise and fall times. Due to the hysteresis voltage of the Schmitt trigger, the HCT14A finds applications in noisy environments.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A
- In Compliance With the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

#### LOGIC DIAGRAM



$Y = \bar{A}$       PIN 14 =  $V_{CC}$   
 PIN 7 = GND



ON Semiconductor®

<http://onsemi.com>




SOIC-14 NB  
 D SUFFIX  
 CASE 751A




TSSOP-14  
 DT SUFFIX  
 CASE 948G


#### PIN ASSIGNMENT



#### MARKING DIAGRAMS



SOIC-14 NB



TSSOP-14

- A = Assembly Location
- L, WL = Wafer Lot
- Y, YY = Year
- W, WW = Work Week
- G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### FUNCTION TABLE

| Input<br>A | Output<br>Y |
|------------|-------------|
| L          | H           |
| H          | L           |

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

# MC74HCT14A

## MAXIMUM RATINGS

| Symbol        | Parameter   | Value   | Unit                        |
|---------------|---|---|-----------------------------|
| $V_{CC}$      | DC Supply Voltage (Referenced to GND)                   | -0.5 to +7.0  | V                           |
| $V_I$         | DC Input Voltage (Referenced to GND)                    | -0.5 to $V_{CC} + 0.5$  | V                           |
| $V_O$         | DC Output Voltage (Referenced to GND)                   | -0.5 to $V_{CC} + 0.5$  | V                           |
| $I_{IK}$      | DC Input Diode Current                                  | $\pm 20$  | mA                          |
| $I_{OK}$      | DC Output Diode Current                                 | $\pm 25$  | mA                          |
| $I_O$         | DC Output Sink Current                                  | $\pm 25$  | mA                          |
| $I_{CC}$      | DC Supply Current per Supply Pin                        | $\pm 50$  | mA                          |
| $I_{GND}$     | DC Ground Current per Ground Pin                        | $\pm 50$  | mA                          |
| $T_{STG}$     | Storage Temperature Range                               | -65 to +150   | $^{\circ}\text{C}$          |
| $T_L$         | Lead Temperature, 1 mm from Case for 10 Seconds         | 260   | $^{\circ}\text{C}$          |
| $T_J$         | Junction Temperature under Bias                         | +150  | $^{\circ}\text{C}$          |
| $\theta_{JA}$ | Thermal Resistance                                      | SOIC<br>TSSOP<br>125<br>170   | $^{\circ}\text{C}/\text{W}$ |
| $P_D$         | Power Dissipation in Still Air at 85 $^{\circ}\text{C}$ | SOIC<br>TSSOP<br>500<br>450   | mW                          |
| MSL           | Moisture Sensitivity                                    | Level 1   |                             |
| $F_R$         | Flammability Rating                                     | Oxygen Index: 30% – 35%<br>UL 94 V-0 @ 0.125 in   |                             |
| $V_{ESD}$     | ESD Withstand Voltage                                   | Human Body Model (Note 1)<br>Machine Model (Note 2)<br>Charged Device Model (Note 3)<br>> 4000<br>> 300<br>> 1000 | V                           |
| $I_{Latchup}$ | Latchup Performance                                     | Above $V_{CC}$ and Below GND at 85 $^{\circ}\text{C}$ (Note 4)  | $\pm 300$<br>mA             |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A.
2. Tested to EIA/JESD22-A115-A.
3. Tested to JESD22-C101-A.
4. Tested to EIA/JESD78.

## RECOMMENDED OPERATING CONDITIONS

| Symbol     | Parameter  | Min | Max      | Unit               |
|------------|--|-----|----------|--------------------|
| $V_{CC}$   | DC Supply Voltage (Referenced to GND)                | 4.5 | 5.5      | V                  |
| $V_I, V_O$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0   | $V_{CC}$ | V                  |
| $T_A$      | Operating Temperature, All Package Types             | -55 | +125     | $^{\circ}\text{C}$ |
| $t_r, t_f$ | Input Rise and Fall Time (Figure 1)                  | -   | (Note 5) | ns                 |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. No Limit when  $V_I \approx 50\% V_{CC}$ ,  $I_{CC} > 1$  mA.
6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

# MC74HCT14A

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol              | Parameter                                      | Test Conditions   | V <sub>CC</sub><br>Volts | Temperature Limit |            |               |            |            |            | Unit |
|---------------------|--|---|--------------------------|-------------------|------------|---------------|------------|------------|------------|------|
|                     |  |   |                          | -55°C to 25°C     |            | ≤ 85°C        |            | ≤ 125°C    |            |      |
|                     |  |   |                          | Min               | Max        | Min           | Max        | Min        | Max        |      |
| V <sub>T+</sub> max | Maximum Positive-Going Input Threshold Voltage | V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5<br>5.5               |                   | 1.9<br>2.1 |               | 1.9<br>2.1 |            | 1.9<br>2.1 | V    |
| V <sub>T+</sub> min | Minimum Positive-Going Input Threshold Voltage | V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5<br>5.5               | 1.2<br>1.4        |            | 1.2<br>1.4    |            | 1.2<br>1.4 |            | V    |
| V <sub>T-</sub> max | Maximum Negative-Going Input Threshold Voltage | V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5<br>5.5               |                   | 1.2<br>1.4 |               | 1.2<br>1.4 |            | 1.2<br>1.4 |      |
| V <sub>T-</sub> min | Minimum Negative-Going Input Threshold Voltage | V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5<br>5.5               | 0.5<br>0.6        |            | 0.5<br>0.6    |            | 0.5<br>0.6 |            |      |
| V <sub>H</sub> max  | Maximum Hysteresis Voltage                     | V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5<br>5.5               |                   | 1.4<br>1.5 |               | 1.4<br>1.5 |            | 1.4<br>1.5 |      |
| V <sub>H</sub> min  | Minimum Hysteresis Voltage                     | V <sub>O</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 4.5<br>5.5               | 0.4<br>0.4        |            | 0.4<br>0.4    |            | 0.4<br>0.4 |            |      |
| V <sub>OH</sub>     | Minimum High-Level Output Voltage              | V <sub>I</sub> < V <sub>T-</sub> min<br> I <sub>out</sub>   ≤ 20 μA   | 4.5<br>5.5               | 4.4<br>5.4        |            | 4.4<br>5.4    |            | 4.4<br>5.4 |            | V    |
|                     |  | V <sub>I</sub> < V <sub>T-</sub> min<br> I <sub>out</sub>   ≤ 4.0 mA  | 4.5                      | 3.98              |            | 3.84          |            | 3.7        |            |      |
| V <sub>OL</sub>     | Maximum Low-Level Output Voltage               | V <sub>I</sub> ≥ V <sub>T+</sub> max<br> I <sub>out</sub>   ≤ 20 μA   | 4.5<br>5.5               |                   | 0.1<br>0.1 |               | 0.1<br>0.1 |            | 0.1<br>0.1 | V    |
|                     |  | V <sub>I</sub> ≥ V <sub>T+</sub> max<br> I <sub>out</sub>   ≤ 4.0 mA  | 4.5                      |                   | 0.26       |               | 0.33       |            | 0.4        |      |
| I <sub>IK</sub>     | Maximum Input Leakage Current                  | V <sub>I</sub> = V <sub>CC</sub> or GND   | 5.5                      |                   | ±0.1       |               | ±1.0       |            | ±1.0       | μA   |
| I <sub>CC</sub>     | Maximum Quiescent Supply Current (per package) | V <sub>I</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA  | 5.5                      |                   | 1.0        |               | 10         |            | 40         | μA   |
| ΔI <sub>CC</sub>    | Additional Quiescent Supply Current            | V <sub>I</sub> = 2.4 V, Any One Input<br>V <sub>I</sub> = V <sub>CC</sub> or GND, Other Inputs<br>I <sub>out</sub> = 0 μA | 5.5                      | ≥ -55°C           |            | 25°C to 125°C |            |            |            | mA   |
|                     |  |   |                          | 2.9               |            | 2.4           |            |            |            |      |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


## AC CHARACTERISTICS (C<sub>L</sub> = 50 pF; Input t<sub>r</sub> = t<sub>f</sub> = 6.0 ns)

| Symbol                                 | Parameter   | Test Conditions  | Figures | Guaranteed Limit |     |        |     |         |     | Unit |
|--|---|--|---------|------------------|-----|--------|-----|---------|-----|------|
|  |   |  |         | -55°C to 25°C    |     | ≤ 85°C |     | ≤ 125°C |     |      |
|  |   |  |         | Min              | Max | Min    | Max | Min     | Max |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Input A to Output Y (L to H) | V <sub>CC</sub> = 5.0 V ±10%<br>C <sub>L</sub> = 50 pF, Input t <sub>r</sub> = t <sub>f</sub> = 6.0 ns | 1 & 2   |                  | 32  |        | 40  |         | 48  | ns   |
| t <sub>TLH</sub> ,<br>t <sub>THL</sub> | Maximum Output Transition Time, Any Output              | V <sub>CC</sub> = 5.0 V ±10%<br>C <sub>L</sub> = 50 pF, Input t <sub>r</sub> = t <sub>f</sub> = 6.0 ns | 1 & 2   |                  | 15  |        | 19  |         | 22  | ns   |


| C <sub>PD</sub> | Power Dissipation Capacitance, per Inverter (Note 7) | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |  | pF |
|-----------------|--|---|--|----|
|                 |  | 32                                      |  |    |
|                 |  |   |  |    |

7. Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>.

# MC74HCT14A



**Figure 1. Switching Waveforms**



\*Includes all probe and jig capacitance.

**Figure 2. Test Circuit**

## ORDERING INFORMATION

| Device            | Package                 | Shipping <sup>†</sup> |
|-------------------|-------------------------|-----------------------|
| MC74HCT14ADG      | SOIC-14 NB<br>(Pb-Free) | 55 Units / Rail       |
| NLV74HCT14ADG*    |                         |                       |
| MC74HCT14ADR2G    | SOIC-14 NB<br>(Pb-Free) | 2500 / Tape & Reel    |
| NLV74HCT14ADR2G*  |                         |                       |
| MC74HCT14ADTR2G   | TSSOP-14<br>(Pb-Free)   | 2500 / Tape & Reel    |
| NLV74HCT14ADTR2G* |                         |                       |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 1:1

SOIC-14 NB  
CASE 751A-03  
ISSUE L


DATE 03 FEB 2016



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
  5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 1.35        | 1.75 | 0.054     | 0.068 |
| A1  | 0.10        | 0.25 | 0.004     | 0.010 |
| A3  | 0.19        | 0.25 | 0.008     | 0.010 |
| b   | 0.35        | 0.49 | 0.014     | 0.019 |
| D   | 8.55        | 8.75 | 0.337     | 0.344 |
| E   | 3.80        | 4.00 | 0.150     | 0.157 |
| e   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 5.80        | 6.20 | 0.228     | 0.244 |
| h   | 0.25        | 0.50 | 0.010     | 0.019 |
| L   | 0.40        | 1.25 | 0.016     | 0.049 |
| M   | 0°          | 7°   | 0°        | 7°    |

### SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*



- XXXXXX = Specific Device Code
- A = Assembly Location
- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

### STYLES ON PAGE 2

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-14 NB  | PAGE 1 OF 2  |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**SOIC-14**  
**CASE 751A-03**  
**ISSUE L**

DATE 03 FEB 2016

STYLE 1:  
 PIN 1. COMMON CATHODE  
 2. ANODE/CATHODE  
 3. ANODE/CATHODE  
 4. NO CONNECTION  
 5. ANODE/CATHODE  
 6. NO CONNECTION  
 7. ANODE/CATHODE  
 8. ANODE/CATHODE  
 9. ANODE/CATHODE  
 10. NO CONNECTION  
 11. ANODE/CATHODE  
 12. ANODE/CATHODE  
 13. NO CONNECTION  
 14. COMMON ANODE

STYLE 2:  
 CANCELLED

STYLE 3:  
 PIN 1. NO CONNECTION  
 2. ANODE  
 3. ANODE  
 4. NO CONNECTION  
 5. ANODE  
 6. NO CONNECTION  
 7. ANODE  
 8. ANODE  
 9. ANODE  
 10. NO CONNECTION  
 11. ANODE  
 12. ANODE  
 13. NO CONNECTION  
 14. COMMON CATHODE

STYLE 4:  
 PIN 1. NO CONNECTION  
 2. CATHODE  
 3. CATHODE  
 4. NO CONNECTION  
 5. CATHODE  
 6. NO CONNECTION  
 7. CATHODE  
 8. CATHODE  
 9. CATHODE  
 10. NO CONNECTION  
 11. CATHODE  
 12. CATHODE  
 13. NO CONNECTION  
 14. COMMON ANODE

STYLE 5:  
 PIN 1. COMMON CATHODE  
 2. ANODE/CATHODE  
 3. ANODE/CATHODE  
 4. ANODE/CATHODE  
 5. ANODE/CATHODE  
 6. NO CONNECTION  
 7. COMMON ANODE  
 8. COMMON CATHODE  
 9. ANODE/CATHODE  
 10. ANODE/CATHODE  
 11. ANODE/CATHODE  
 12. ANODE/CATHODE  
 13. NO CONNECTION  
 14. COMMON ANODE

STYLE 6:  
 PIN 1. CATHODE  
 2. CATHODE  
 3. CATHODE  
 4. CATHODE  
 5. CATHODE  
 6. CATHODE  
 7. CATHODE  
 8. ANODE  
 9. ANODE  
 10. ANODE  
 11. ANODE  
 12. ANODE  
 13. ANODE  
 14. ANODE

STYLE 7:  
 PIN 1. ANODE/CATHODE  
 2. COMMON ANODE  
 3. COMMON CATHODE  
 4. ANODE/CATHODE  
 5. ANODE/CATHODE  
 6. ANODE/CATHODE  
 7. ANODE/CATHODE  
 8. ANODE/CATHODE  
 9. ANODE/CATHODE  
 10. ANODE/CATHODE  
 11. COMMON CATHODE  
 12. COMMON ANODE  
 13. ANODE/CATHODE  
 14. ANODE/CATHODE

STYLE 8:  
 PIN 1. COMMON CATHODE  
 2. ANODE/CATHODE  
 3. ANODE/CATHODE  
 4. NO CONNECTION  
 5. ANODE/CATHODE  
 6. ANODE/CATHODE  
 7. COMMON ANODE  
 8. COMMON ANODE  
 9. ANODE/CATHODE  
 10. ANODE/CATHODE  
 11. NO CONNECTION  
 12. ANODE/CATHODE  
 13. ANODE/CATHODE  
 14. COMMON CATHODE

|                         |                    |   |
|-------------------------|--------------------|---|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42565B</b> | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-14 NB</b>  | <b>PAGE 2 OF 2</b>  |

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS

ON Semiconductor®



**TSSOP-14 WB**  
CASE 948G  
ISSUE C

DATE 17 FEB 2016

SCALE 2:1



**NOTES:**

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.50        | 0.60 | 0.020     | 0.024 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

**GENERIC MARKING DIAGRAM\***



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

**SOLDERING FOOTPRINT**



|                         |                    |  |
|-------------------------|--------------------|--|
| <b>DOCUMENT NUMBER:</b> | <b>98ASH70246A</b> | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>TSSOP-14 WB</b> | <b>PAGE 1 OF 1</b>   |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.