# Octal D-Type Latch with 3-State Outputs

# With 5 V-Tolerant Inputs

The MC74LVX573 is an advanced high speed CMOS octal latch with 3–state outputs. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

This 8-bit D-type latch is controlled by a latch enable input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

## Features

- High Speed:  $t_{PD} = 6.4$  ns (Typ) at  $V_{CC} = 3.3$  V
- Low Power Dissipation:  $I_{CC} = 4 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise:  $V_{OLP} = 0.8 V$  (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V; Machine Model > 200 V
- These Devices are Pb-Free and are RoHS Compliant



## **ON Semiconductor®**

http://onsemi.com







SOIC-20 DW SUFFIX CASE 751D

TSSOP-20 DT SUFFIX CASE 948E

#### **PIN ASSIGNMENT**





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. Logic Diagram

#### Table 1. PIN NAMES

Pins	Function
OE	Output Enable Input
LE	Latch Enable Input
D0-D7	Data Inputs
00-07	3–State Latch Outputs

I	INPUTS		OUTPUTS	
OE	LE	Dn	On	OPERATING MODE
L	H	H	H	Transparent (Latch
L	H	L	L	Disabled); Read Latch
L	L	h	H	Latched (Latch Enabled)
L	L	I	L	Read Latch
L	L	Х	NC	Hold; Read Latch
Н	L	Х	Z	Hold; Disabled Outputs
H	H	H	Z	Transparent (Latch
H	H	L	Z	Disabled); Disabled Outputs
H	L	h	Z	Latched (Latch Enabled);
H		I	Z	Disabled Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; NC = No Change, State Prior to the Latch Enable High-to-Low Transition; X = High or Low Voltage Level or Transitions are Acceptable; Z = High Impedance State; For I<sub>CC</sub> Reasons DO NOT FLOAT Inputs.

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage	-0.5 to +7.0	V
Vout	DC Output Voltage	–0.5 to V <sub>CC</sub> +0.5	V
Ι <sub>ΙΚ</sub>	Input Diode Current	-20	mA
I <sub>OK</sub>	Output Diode Current	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA
PD	Power Dissipation	180	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	2.0	3.6	V
V <sub>in</sub>	DC Input Voltage	0	5.5	V
Vout	DC Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types		+85	°C
$\Delta t / \Delta V$	Input Rise and Fall Time	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

			Vcc	Т	T <sub>A</sub> = 25°C			to 85°C	
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage		2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4		V
V <sub>IL</sub>	Low–Level Input Voltage		2.0 3.0 3.6			0.5 0.8 0.8		0.5 0.8 0.8	V
V <sub>OH</sub>	High–Level Output Voltage (V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> )	$I_{OH} = -50 \ \mu A$ $I_{OH} = -50 \ \mu A$ $I_{OH} = -4 \ m A$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
V <sub>OL</sub>	Low-Level Output Voltage (V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> )	$I_{OL} = 50 \ \mu A$ $I_{OL} = 50 \ \mu A$ $I_{OL} = 4 \ m A$	2.0 3.0 3.0		0.0 0.0	0.1 0.1 0.36		0.1 0.1 0.44	V
l <sub>in</sub>	Input Leakage Current	$V_{in} = 5.5 \text{ V or GND}$	3.6			±0.1		±1.0	μΑ
I <sub>OZ</sub>	Maximum 3–State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$	3.6			±0.2 5		±2.5	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_{in} = V_{CC} \text{ or } GND$	3.6			4.0		40.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **AC ELECTRICAL CHARACTERISTICS** (Input $t_r = t_f = 3.0$ ns)

					A = 25°	С	T <sub>A</sub> = -40	to 85°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay LE to O	V <sub>CC</sub> = 2.7 V	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		8.2 10.7	15.6 19.1	1.0 1.0	18.5 22.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		6.4 8.9	10.1 13.6	1.0 1.0	12.0 15.5	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay D to O	V <sub>CC</sub> = 2.7 V	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		7.6 10.1	14.5 18.0	1.0 1.0	17.5 21.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		5.9 8.4	9.3 12.8	1.0 1.0	11.0 14.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time OE to O	$V_{CC} = 2.7 V$ $R_L = 1 k\Omega$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		7.8 10.3	15.0 18.5	1.0 1.0	18.5 22.0	ns
		$\begin{array}{l} V_{CC} = 3.3 \pm 0.3 \; V \\ R_{L} = 1 \; k \Omega \end{array}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		6.1 8.6	9.7 13.2	1.0 1.0	12.0 15.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time OE to O	$V_{CC} = 2.7 V$ R <sub>L</sub> = 1 k $\Omega$	C <sub>L</sub> = 50 pF		12.1	19.1	1.0	22.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 50 pF		10.1	13.6	1.0	15.5	
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 1)	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF			1.5 1.5		1.5 1.5	ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

## **CAPACITIVE CHARACTERISTICS**

		T <sub>A</sub> = 25°C		$T_A = -40$ to $85^{\circ}C$			
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
C <sub>in</sub>	Input Capacitance		4	10		10	pF
C <sub>out</sub>	Maximum 3-State Output Capacitance		6				pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 2)		29				pF

2.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/8$  (per latch).  $C_{PD}$  is used to determine the no-load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .


## **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 3.3$ V, Measured in SOIC Package)

		T <sub>A</sub> = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	0.5	0.8	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>		-0.8	V
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage		2.0	V
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage		0.8	V

#### **TIMING REQUIREMENTS** (Input $t_f = t_f = 3.0$ ns)

			T <sub>A</sub> = 25°C		$^{\circ}C$ T <sub>A</sub> = -40 to 85°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
t <sub>w(h)</sub>	Minimum Pulse Width, LE			6.5 5.0	7.5 5.0	ns
t <sub>su</sub>	Minimum Setup Time, D to LE	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$		5.0 3.5	5.0 3.5	ns
t <sub>h</sub>	Minimum Hold Time, D to LE			1.5 1.5	1.5 1.5	ns

## SWITCHING WAVEFORMS








Figure 4.




Figure 3.





Figure 5.

## **TEST CIRCUITS**



\*Includes all probe and jig capacitance



Figure 7. 3-State Test Circuit

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVX573DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74LVX573DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74LVX573DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


т





DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	DESCRIPTION: SOIC-20 WB		PAGE 1 OF 1				
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patient rights nor the						





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1				

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.