

# MC74LVX8051

## Analog Multiplexer/ Demultiplexer High-Performance Silicon-Gate CMOS

The MC74LVX8051 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to GND).

The LVX8051 is similar in pinout to the high-speed HC4051A and the metal-gate MC14051B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance ( $R_{on}$ ) is more linear over input voltage than  $R_{on}$  of metal-gate CMOS analog switches.


### Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range ( $V_{CC} - GND$ ) = 2.5 to 6.0 V
- Digital (Control) Power Supply Range ( $V_{CC} - GND$ ) = 2.5 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal-Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: LVX8051 – 184 FETs or 46 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

<http://onsemi.com>




SOIC-16  
D SUFFIX  
CASE 751B





TSSOP-16  
DT SUFFIX  
CASE 948F

### PIN ASSIGNMENT



### MARKING DIAGRAMS




LVX8051 = Specific Device Code  
A = Assembly Location  
WL, L = Wafer Lot  
Y = Year  
WW, W = Work Week  
G or ▪ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

# MC74LVX8051



FUNCTION TABLE – MC74LVX8051

| Control Inputs |        |   |   | ON Channels |
|----------------|--------|---|---|-------------|
| Enable         | Select |   |   |             |
|                | C      | B | A |             |
| L              | L      | L | L | X0          |
| L              | L      | L | H | X1          |
| L              | L      | H | L | X2          |
| L              | L      | H | H | X3          |
| L              | H      | L | L | X4          |
| L              | H      | L | H | X5          |
| L              | H      | H | L | X6          |
| L              | H      | H | H | X7          |
| H              | X      | X | X | NONE        |

X = Don't Care

## LOGIC DIAGRAM MC74LVX8051

Single-Pole, 8-Position Plus Common Off

### MAXIMUM RATINGS

| Symbol    | Parameter   | Value                  | Unit |
|-----------|---|------------------------|------|
| $V_{CC}$  | Positive DC Supply Voltage (Referenced to GND)                  | -0.5 to +7.0           | V    |
| $V_{IS}$  | Analog Input Voltage  | -0.5 to $V_{CC} + 0.5$ | V    |
| $V_{in}$  | Digital Input Voltage (Referenced to GND)                       | -0.5 to $V_{CC} + 0.5$ | V    |
| I         | DC Current, Into or Out of Any Pin                              | $\pm 20$               | mA   |
| $P_D$     | Power Dissipation in Still Air, SOIC Package†<br>TSSOP Package† | 500<br>450             | mW   |
| $T_{stg}$ | Storage Temperature Range                                       | -65 to +150            | °C   |
| $T_L$     | Lead Temperature, 1 mm from Case for 10 Seconds                 | 260                    | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C  
TSSOP Package: -6.1 mW/°C from 65° to 125°C

### RECOMMENDED OPERATING CONDITIONS

| Symbol     | Parameter  | Min  | Max      | Unit |
|------------|--|--|----------|------|
| $V_{CC}$   | Positive DC Supply Voltage (Referenced to GND)         | 2.5  | 6.0      | V    |
| $V_{IS}$   | Analog Input Voltage                                   | 0.0  | $V_{CC}$ | V    |
| $V_{in}$   | Digital Input Voltage (Referenced to GND)              | GND  | $V_{CC}$ | V    |
| $V_{IO}^*$ | Static or Dynamic Voltage Across Switch                |  | 1.2      | V    |
| $T_A$      | Operating Temperature Range, All Package Types         | -55  | +85      | °C   |
| $t_r, t_f$ | Input Rise/Fall Time (Channel Select or Enable Inputs) | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$<br>$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ | 0<br>100 | ns/V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

\*For voltage drops across switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# MC74LVX8051

## DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

| Symbol          | Parameter   | Condition  | V <sub>CC</sub><br>V | Guaranteed Limit |       |        | Unit |
|-----------------|---|--|----------------------|------------------|-------|--------|------|
|                 |   |  |                      | -55 to 25°C      | ≤85°C | ≤125°C |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage, Channel-Select or Enable Inputs | R <sub>on</sub> = Per Spec   | 2.5                  | 1.50             | 1.50  | 1.50   | V    |
|                 |   |  | 3.0                  | 2.10             | 2.10  | 2.10   |      |
|                 |   |  | 4.5                  | 3.15             | 3.15  | 3.15   |      |
|                 |   |  | 5.5                  | 3.85             | 3.85  | 3.85   |      |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs  | R <sub>on</sub> = Per Spec   | 2.5                  | 0.5              | 0.5   | 0.5    | V    |
|                 |   |  | 3.0                  | 0.9              | 0.9   | 0.9    |      |
|                 |   |  | 4.5                  | 1.35             | 1.35  | 1.35   |      |
|                 |   |  | 5.5                  | 1.65             | 1.65  | 1.65   |      |
| I <sub>in</sub> | Maximum Input Leakage Current, Channel-Select or Enable Inputs    | V <sub>in</sub> = V <sub>CC</sub> or GND   | 5.5                  | ±0.1             | ±1.0  | ±1.0   | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package)                    | Channel Select, Enable and V <sub>IS</sub> = V <sub>CC</sub> or GND; V <sub>IO</sub> = 0 V | 5.5                  | 4.0              | 40    | 160    | μA   |

## DC ELECTRICAL CHARACTERISTICS (Analog Section)

| Symbol           | Parameter  | Test Conditions  | V <sub>CC</sub><br>V | Guaranteed Limit |       |        | Unit |
|------------------|--|--|----------------------|------------------|-------|--------|------|
|                  |  |  |                      | -55 to 25°C      | ≤85°C | ≤125°C |      |
| R <sub>on</sub>  | Maximum "ON" Resistance  | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>IS</sub> = V <sub>CC</sub> to GND<br> I <sub>S</sub>   ≤ 10.0 mA (Figures 1, 2)             | 3.0                  | 40               | 45    | 50     | Ω    |
|                  |  |  | 4.5                  | 30               | 32    | 37     |      |
|                  |  |  | 5.5                  | 25               | 28    | 30     |      |
|                  |  | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>IS</sub> = V <sub>CC</sub> or GND (Endpoints)<br> I <sub>S</sub>   ≤ 10.0 mA (Figures 1, 2) | 3.0                  | 30               | 35    | 40     |      |
|                  |  |  | 4.5                  | 25               | 28    | 35     |      |
|                  |  |  | 5.5                  | 20               | 25    | 30     |      |
| ΔR <sub>on</sub> | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>IS</sub> = 1/2 (V <sub>CC</sub> - GND)<br> I <sub>S</sub>   ≤ 10.0 mA                       | 3.0                  | 15               | 20    | 25     | Ω    |
|                  |  |  | 4.5                  | 8.0              | 12    | 15     |      |
|                  |  |  | 5.5                  | 8.0              | 12    | 15     |      |
| I <sub>off</sub> | Maximum Off-Channel Leakage Current, Any One Channel                               | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ;<br>V <sub>IO</sub> = V <sub>CC</sub> or GND;<br>Switch Off (Figure 3)                               | 5.5                  | 0.1              | 0.5   | 1.0    | μA   |
|                  | Maximum Off-Channel Leakage Current, Common Channel                                | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ;<br>V <sub>IO</sub> = V <sub>CC</sub> or GND;<br>Switch Off (Figure 4)                               | 5.5                  | 0.2              | 2.0   | 4.0    |      |
| I <sub>on</sub>  | Maximum On-Channel Leakage Current, Channel-to-Channel                             | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ;<br>Switch-to-Switch = V <sub>CC</sub> or GND; (Figure 5)  | 5.5                  | 0.2              | 2.0   | 4.0    | μA   |

# MC74LVX8051

## AC CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 3 ns)

| Symbol                                 | Parameter  | V <sub>CC</sub><br>V                    | Guaranteed Limit |       |        | Unit |
|--|--|---|------------------|-------|--------|------|
|  |  |   | -55 to 25°C      | ≤85°C | ≤125°C |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Channel–Select to Analog Output<br>(Figure 9) | 2.5                                     | 30               | 35    | 40     | ns   |
|  |  | 3.0                                     | 20               | 25    | 30     |      |
|  |  | 4.5                                     | 15               | 18    | 22     |      |
|  |  | 5.5                                     | 15               | 18    | 20     |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Analog Input to Analog Output<br>(Figure 10)  | 2.5                                     | 4.0              | 6.0   | 8.0    | ns   |
|  |  | 3.0                                     | 3.0              | 5.0   | 6.0    |      |
|  |  | 4.5                                     | 1.0              | 2.0   | 2.0    |      |
|  |  | 5.5                                     | 1.0              | 2.0   | 2.0    |      |
| t <sub>PLZ</sub> ,<br>t <sub>PHZ</sub> | Maximum Propagation Delay, Enable to Analog Output<br>(Figure 11)        | 2.5                                     | 30               | 35    | 40     | ns   |
|  |  | 3.0                                     | 20               | 25    | 30     |      |
|  |  | 4.5                                     | 15               | 18    | 22     |      |
|  |  | 5.5                                     | 15               | 18    | 20     |      |
| t <sub>PZL</sub> ,<br>t <sub>PZH</sub> | Maximum Propagation Delay, Enable to Analog Output<br>(Figure 11)        | 2.5                                     | 20               | 25    | 30     | ns   |
|  |  | 3.0                                     | 12               | 14    | 15     |      |
|  |  | 4.5                                     | 8.0              | 10    | 12     |      |
|  |  | 5.5                                     | 8.0              | 10    | 12     |      |
| C <sub>in</sub>                        | Maximum Input Capacitance, Channel–Select or Enable Inputs               |   | 10               | 10    | 10     | pF   |
| C <sub>I/O</sub>                       | Maximum Capacitance<br>(All Switches Off)                                | Analog I/O                              | 35               | 35    | 35     | pF   |
|  |  | Common O/I                              | 130              | 130   | 130    |      |
|  |  | Feedthrough                             | 1.0              | 1.0   | 1.0    |      |
| C <sub>PD</sub>                        | Power Dissipation Capacitance (Figure 13)*                               | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |                  |       | pF     |      |
|  |  | 45                                      |                  |       |        |      |

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

| Symbol | Parameter  | Condition   | V <sub>CC</sub><br>V | Limit*               | Unit             |
|--------|--|---|----------------------|----------------------|------------------|
|        |  |   |                      | 25°C                 |                  |
| BW     | Maximum On–Channel Bandwidth or Minimum Frequency Response<br>(Figure 6) | f <sub>in</sub> = 1MHz Sine Wave; Adjust f <sub>in</sub> Voltage to Obtain 0dBm at V <sub>OS</sub> ; Increase f <sub>in</sub> Frequency Until dB Meter Reads –3 dB;<br>R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF  | 3.0<br>4.5<br>5.5    | 80<br>80<br>80       | MHz              |
| –      | Off–Channel Feedthrough Isolation<br>(Figure 7)                          | f <sub>in</sub> = Sine Wave; Adjust f <sub>in</sub> Voltage to Obtain 0dBm at V <sub>IS</sub><br>f <sub>in</sub> = 10 kHz, R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 50 pF   | 3.0<br>4.5<br>5.5    | –50<br>–50<br>–50    | dB               |
|        |  | f <sub>in</sub> = 1.0 MHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF  | 3.0<br>4.5<br>5.5    | –37<br>–37<br>–37    |                  |
| –      | Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)         | V <sub>in</sub> ≤ 1MHz Square Wave (t <sub>r</sub> = t <sub>f</sub> = 6ns); Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A;<br>Enable = GND R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 50 pF   | 3.0<br>4.5<br>5.5    | 25<br>105<br>135     | mV <sub>PP</sub> |
|        |  | R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 10 pF  | 3.0<br>4.5<br>5.5    | 35<br>145<br>190     |                  |
| THD    | Total Harmonic Distortion<br>(Figure 14)                                 | f <sub>in</sub> = 1 kHz, R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 50 pF<br>THD = THD <sub>measured</sub> – THD <sub>source</sub><br>V <sub>IS</sub> = 2.0 V <sub>PP</sub> sine wave<br>V <sub>IS</sub> = 4.0 V <sub>PP</sub> sine wave<br>V <sub>IS</sub> = 5.0 V <sub>PP</sub> sine wave | 3.0<br>4.5<br>5.5    | 0.10<br>0.08<br>0.05 | %                |

\*Limits not tested. Determined by design and verified by qualification.

# MC74LVX8051




Figure 1a. Typical On Resistance,  $V_{CC} = 3.0$  V




Figure 1b. Typical On Resistance,  $V_{CC} = 4.5$  V




Figure 1c. Typical On Resistance,  $V_{CC} = 5.5$  V




Figure 2. On Resistance Test Set-Up

# MC74LVX8051




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up






Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




\*Includes all probe and jig capacitance

Figure 6. Maximum On Channel Bandwidth, Test Set-Up



\*Includes all probe and jig capacitance

Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



\*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out





Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out



\*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up





Figure 13. Power Dissipation Capacitance, Test Set-Up



\*Includes all probe and jig capacitance

Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

## APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$\begin{aligned} V_{CC} &= +5V = \text{logic high} \\ \text{GND} &= 0V = \text{logic low} \end{aligned}$$

The maximum analog voltage swing is determined by the supply voltage  $V_{CC}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between  $V_{CC}$  and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - \text{GND} = 2 \text{ to } 6 \text{ volts}$$

When voltage transients above  $V_{CC}$  and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes ( $D_x$ ) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.



# MC74LVX8051




Figure 15. Application Example






Figure 16. External Germanium or Schottky Clipping Diodes



a. Using Pull-Up Resistors



b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs




Figure 18. Function Diagram, LVX8051

# MC74LVX8051


## ORDERING INFORMATION

| Device           | Package               | Shipping†        |
|------------------|-----------------------|------------------|
| MC74LVX8051DR2G  | SOIC-16<br>(Pb-Free)  | 2500 Tape & Reel |
| MC74LVX8051DTG   | TSSOP-16<br>(Pb-Free) | 96 Units / Rail  |
| MC74LVX8051DTR2G | TSSOP-16<br>(Pb-Free) | 2500 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 1:1

## SOIC-16 CASE 751B-05 ISSUE K

DATE 29 DEC 2006




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.80        | 10.00 | 0.386     | 0.393 |
| B   | 3.80        | 4.00  | 0.150     | 0.157 |
| C   | 1.35        | 1.75  | 0.054     | 0.068 |
| D   | 0.35        | 0.49  | 0.014     | 0.019 |
| F   | 0.40        | 1.25  | 0.016     | 0.049 |
| G   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.19        | 0.25  | 0.008     | 0.009 |
| K   | 0.10        | 0.25  | 0.004     | 0.009 |
| M   | 0°          | 7°    | 0°        | 7°    |
| P   | 5.80        | 6.20  | 0.229     | 0.244 |
| R   | 0.25        | 0.50  | 0.010     | 0.019 |

- |  |  |  |  |
|--|--|--|--|
| <p>STYLE 1:</p> <p>PIN 1. COLLECTOR</p> <p>2. BASE</p> <p>3. EMITTER</p> <p>4. NO CONNECTION</p> <p>5. EMITTER</p> <p>6. BASE</p> <p>7. COLLECTOR</p> <p>8. COLLECTOR</p> <p>9. BASE</p> <p>10. EMITTER</p> <p>11. NO CONNECTION</p> <p>12. EMITTER</p> <p>13. BASE</p> <p>14. COLLECTOR</p> <p>15. EMITTER</p> <p>16. COLLECTOR</p>                           | <p>STYLE 2:</p> <p>PIN 1. CATHODE</p> <p>2. ANODE</p> <p>3. NO CONNECTION</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. NO CONNECTION</p> <p>7. ANODE</p> <p>8. CATHODE</p> <p>9. CATHODE</p> <p>10. ANODE</p> <p>11. NO CONNECTION</p> <p>12. CATHODE</p> <p>13. CATHODE</p> <p>14. NO CONNECTION</p> <p>15. ANODE</p> <p>16. CATHODE</p> | <p>STYLE 3:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. BASE, #1</p> <p>3. EMITTER, #1</p> <p>4. COLLECTOR, #1</p> <p>5. COLLECTOR, #2</p> <p>6. BASE, #2</p> <p>7. EMITTER, #2</p> <p>8. COLLECTOR, #2</p> <p>9. COLLECTOR, #3</p> <p>10. BASE, #3</p> <p>11. EMITTER, #3</p> <p>12. COLLECTOR, #3</p> <p>13. COLLECTOR, #4</p> <p>14. BASE, #4</p> <p>15. EMITTER, #4</p> <p>16. COLLECTOR, #4</p>   | <p>STYLE 4:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. COLLECTOR, #1</p> <p>3. COLLECTOR, #2</p> <p>4. COLLECTOR, #2</p> <p>5. COLLECTOR, #3</p> <p>6. COLLECTOR, #3</p> <p>7. COLLECTOR, #4</p> <p>8. COLLECTOR, #4</p> <p>9. BASE, #4</p> <p>10. EMITTER, #4</p> <p>11. BASE, #3</p> <p>12. EMITTER, #3</p> <p>13. BASE, #2</p> <p>14. EMITTER, #2</p> <p>15. BASE, #1</p> <p>16. EMITTER, #1</p> |
| <p>STYLE 5:</p> <p>PIN 1. DRAIN, DYE #1</p> <p>2. DRAIN, #1</p> <p>3. DRAIN, #2</p> <p>4. DRAIN, #2</p> <p>5. DRAIN, #3</p> <p>6. DRAIN, #3</p> <p>7. DRAIN, #4</p> <p>8. DRAIN, #4</p> <p>9. GATE, #4</p> <p>10. SOURCE, #4</p> <p>11. GATE, #3</p> <p>12. SOURCE, #3</p> <p>13. GATE, #2</p> <p>14. SOURCE, #2</p> <p>15. GATE, #1</p> <p>16. SOURCE, #1</p> | <p>STYLE 6:</p> <p>PIN 1. CATHODE</p> <p>2. CATHODE</p> <p>3. CATHODE</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. CATHODE</p> <p>7. CATHODE</p> <p>8. CATHODE</p> <p>9. ANODE</p> <p>10. ANODE</p> <p>11. ANODE</p> <p>12. ANODE</p> <p>13. ANODE</p> <p>14. ANODE</p> <p>15. ANODE</p> <p>16. ANODE</p>                                 | <p>STYLE 7:</p> <p>PIN 1. SOURCE N-CH</p> <p>2. COMMON DRAIN (OUTPUT)</p> <p>3. COMMON DRAIN (OUTPUT)</p> <p>4. GATE P-CH</p> <p>5. COMMON DRAIN (OUTPUT)</p> <p>6. COMMON DRAIN (OUTPUT)</p> <p>7. COMMON DRAIN (OUTPUT)</p> <p>8. SOURCE P-CH</p> <p>9. SOURCE P-CH</p> <p>10. COMMON DRAIN (OUTPUT)</p> <p>11. COMMON DRAIN (OUTPUT)</p> <p>12. COMMON DRAIN (OUTPUT)</p> <p>13. GATE N-CH</p> <p>14. COMMON DRAIN (OUTPUT)</p> <p>15. COMMON DRAIN (OUTPUT)</p> <p>16. SOURCE N-CH</p> |  |

### SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS


|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-16     | PAGE 1 OF 1  |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS

ON Semiconductor®



TSSOP-16  
CASE 948F-01  
ISSUE B

DATE 19 OCT 2006



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM\*



- XXXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | TSSOP-16    | PAGE 1 OF 1  |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.