Octal Bus Buffer

Inverting

The MC74VHC540 is an advanced high speed CMOS inverting octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHC540 features inputs and outputs on opposite sides of the package and two AND-ed active-low output enables. When either $\overline{OE1}$ or $\overline{OE2}$ are high, the terminal outputs are in the high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $t_{PD} = 3.7 \text{ ns} (Typ)$ at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \ \mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 1.2 V (Max)$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 124 FETs or 31 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant






Figure 1. Logic Diagram




ON Semiconductor®

http://onsemi.com







PIN ASSIGNMENT

OE1	1●	20	þ	V _{CC}
A1 [2	19	þ	OE2
A2 [3	18	D	<u>Y1</u>
A3 [4	17	þ	<u>Y2</u>
A4 [5	16	D	Y3
A5 [6	15	þ	<u>¥4</u>
A6 [7	14	D	Y5
A7 [8	13		<u>Y6</u>
A8 [9	12		<u>Y7</u>
GND [10	11	þ	<u> </u>

FUNCTION TABLE

	Inputs	Output Y			
OE1	OE2	А	Output Y		
L	L	L	Н		
L	L	н	L		
н	X	Х	Z		
X	н	Х	Z		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit	
V _{CC}	DC Supply Voltage		– 0.5 to + 7.0	V
V _{in}	DC Input Voltage		– 0.5 to + 7.0	V
V _{out}	DC Output Voltage		-0.5 to V_{CC} + 0.5	V
I _{IK}	Input Diode Current	- 20	mA	
I _{ОК}	Output Diode Current		± 20	mA
I _{out}	DC Output Current, per Pin		± 25	mA
I _{CC}	DC Supply Current, V_{CC} and GND I	Pins	± 75	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		– 65 to + 150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

†Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	DC Supply Voltage			5.5	V
V _{in}	DC Input Voltage	0	5.5	V	
Vout	DC Output Voltage	0	V _{CC}	V	
T _A	Operating Temperature, All Package Ty	/pes	-55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	$V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$	0 0	100 20	ns/V

DC ELECTRICAL CHARACTERISTICS

			Vcc		T _A = 25°C)	T _A = − 55 to 125°C		
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High–Level Input Voltage		2.0 3.0 to 5.5	1.50 V _{CC} x 0.7			1.50 V _{CC} x 0.7		V
V _{IL}	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5			0.50 V _{CC} x 0.3		0.50 V _{CC} x 0.3	V
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = - 4mA$ $I_{OH} = - 8mA$	3.0 4.5	2.58 3.94			2.48 3.80		
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4mA$ $I_{OL} = 8mA$	3.0 4.5			0.36 0.36		0.44 0.44	

DC ELECTRICAL CHARACTERISTICS

			Vcc	T _A = 25°C		T _A = − 55 to 125°C			
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
l _{in}	Maximum Input Leakage Current	V _{in} = 5.5V or GND	0 to 5.5			±0.1		± 1.0	μA
I _{OZ}	Maximum Three-State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$	5.5			± 0.25		± 2.5	μA
I _{CC}	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	5.5			4.0		40.0	μA

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns)

					T _A = 25°C		T _A = - 55	ō to 125°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Мах	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to \overline{Y}	$V_{CC}=3.3\pm0.3V$	$C_L = 15pF$ $C_L = 50pF$		4.8 7.3	7.0 10.5	1.0 1.0	8.5 12.0	ns
	(Figures 1 and 3)	$V_{CC}=5.0\pm0.5V$	C _L = 15pF C _L = 50pF		3.7 5.2	5.0 7.0	1.0 1.0	6.0 8.0	
t _{PZL} , t _{PZH}	Output Enable Time, OEn to Y	$V_{CC} = 3.3 \pm 0.3 V$ $R_L = 1 k \Omega$	C _L = 15pF C _L = 50pF		6.8 9.3	10.5 14.0	1.0 1.0	12.5 16.0	ns
	(Figures 2 and 4)	$V_{CC} = 5.0 \pm 0.5 V$ $R_L = 1 k \Omega$	C _L = 15pF C _L = 50pF		4.7 6.2	7.2 9.2	1.0 1.0	8.5 10.5	
t _{PLZ} , t _{PHZ}	Output Disable Time, OEn to Y	$V_{CC} = 3.3 \pm 0.3 V$ $R_L = 1 k \Omega$	C _L = 50pF		11.2	15.4	1.0	17.5	ns
	(Figures 2 and 4)	$V_{CC} = 5.0 \pm 0.5 V$ $R_L = 1 k \Omega$	C _L = 50pF		6.0	8.8	1.0	10.0	
t _{OSLH} , t _{OSHL}	Output to Output Skew	$\begin{array}{l} V_{CC} = 3.3 \pm 0.3 V \\ (\text{Note 1}) \end{array}$	C _L = 50pF			1.5			ns
		$V_{CC} = 5.0 \pm 0.5 V$ (Note 1)	C _L = 50pF			1.0			ns
C _{in}	Maximum Input Capacitance				4	10		10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High Impedance State)				6				pF


		Typical @ 25°C, V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance (Note 2)	17	pF

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/8 (per bit). C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

		T _A = 25°C		
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.9	1.2	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.9	- 1.2	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V


NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0ns$, $C_L = 50pF$, $V_{CC} = 5.0V$)

SWITCHING WAVEFORMS





TEST CIRCUITS




*Includes all probe and jig capacitance



*Includes all probe and jig capacitance

Figure 5.

INPUT EQUIVALENT CIRCUIT




ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHC540DWR2G	SOIC-20 (Pb-Free)	1000 Units / Tape & Reel
MC74VHC540DTR2G	TSSOP-20 (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


т





DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically		





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1		

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.