

**Freescale Semiconductor** Addendum

Document Number: QFN\_Addendum Rev. 0, 07/2014

# **Addendum for New QFN Package Migration**

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to Freescale.com and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.



© Freescale Semiconductor, Inc., 2014. All rights reserved.





## **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: MC9S08JS16 Rev. 4, 4/2009

## **MC9S08JS16 Series**

Covers: MC9S08JS16 MC9S08JS8 MC9S08JS16L MC9S08JS8L

#### Features:

- 8-Bit HCS08 Central Processor Unit (CPU)
	- 48 MHz HCS08 CPU (central processor unit)
	- 24 MHz internal bus frequency
	- Support for up to 32 interrupt/reset sources
- Memory Options
	- Up to 16 KB of on-chip in-circuit programmable flash memory with block protection and security options
	- Up to 512 bytes of on-chip RAM
	- 256 bytes of USB RAM
- Clock Source Options
	- Clock source options include crystal, resonator, external clock
	- MCG (multi-purpose clock generator) PLL and FLL; internal reference clock with trim adjustment
- System Protection
	- Optional computer operating properly (COP) reset with option to run from independent 1 kHz internal clock source or the bus clock
	- Low-voltage detection
	- Illegal opcode detection with reset
	- Illegal address detection with reset
- Power-Saving Modes
	- Wait plus two stops
- USB Bootload
	- Mass erase entire flash array
	- Partial erase flash array erase all flash blocks except for the first 1 KB of flash
- Program flash
- Peripherals
	- **USB** USB 2.0 full-speed (12 Mbps) with dedicated on-chip 3.3 V regulator and transceiver; supports endpoint 0 and up to 6 additional endpoints



24 QFN **TBD** Case 1982-01

**MC9S08JS16**

- **SPI** One 8- or 16-bit selectable serial peripheral interface module with a receive data buffer hardware match function
- **SCI** One serial communications interface module with optional 13 bit break. Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wakeup on active edge
- **MTIM** One 8-bit modulo counter with 8-bit prescaler and overflow interrupt
- **TPM** One 2-channel 16-bit timer/pulse-width modulator (TPM) module; selectable input capture, output compare, and edge-aligned PWM capability on each channel; timer module may be configured for buffered, centered PWM (CPWM) on all channels
- **KBI** 8-pin keyboard interrupt module
- **RTC** Real-time counter with binary- or decimal-based prescaler
- **CRC** Hardware CRC generator circuit using 16-bit shift register; CRC16-CCITT compliancy with  $x^{16}+x^{12}+x^{5}+1$  polynomial
- Input/Output
	- Software selectable pullups on ports when used as inputs
	- Software selectable slew rate control on ports when used as outputs
	- Software selectable drive strength on ports when used as outputs
	- Master reset pin and power-on reset (POR)
	- Internal pullup on RESET, IRQ, and BKGD/MS pins to reduce customer system cost
- Package Options
	- 24-pin quad flat no-lead (QFN)
	- 20-pin small outline IC package (SOIC)

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2009. All rights reserved.



## **Table of Contents**





## **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.



## **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### **Reference Manual (MC9S08JS16RM)**

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



## <span id="page-4-0"></span>**1 MCU Block Diagram**

The block diagram, [Figure 1,](#page-4-1) shows the structure of the MC9S08JS16 series MCU.



NOTES:

- 1. Port pins are software configurable with pullup device if input port.
- 2. Pin contains software configurable pullup/pulldown device if IRQ is enabled (IRQPE = 1). Pulldown is enabled if rising edge detect is selected (IRQEDG =  $1$ ).
- 3. IRQ does not have a clamp diode to  $V_{DD}$ . IRQ must not be driven above  $V_{DD}$ .
- 4. RESET contains integrated pullup device if PTB1 enabled as reset pin function (RSTPE = 1).
- 5. Pin contains integrated pullup device.
- <span id="page-4-1"></span>6. When pin functions as KBI (KBIPEn = 1) and associated pin is configured to enable the pullup device, KBEDGn can be used to reconfigure the pullup as a pulldown device.

#### **Figure 1. MC9S08JS16 Series Block Diagram**

#### **MC9S08JS16 Series MCU Data Sheet, Rev. 4**



**Pin Assignments**

## <span id="page-5-0"></span>**2 Pin Assignments**

This section shows the pin assignments in the packages available for the MC9S08JS16 series.



#### **Table 1. Pin Availability by Package Pin-Count**

#### **Pin Assignments**









**Figure 3. MC9S08JS16 Series in 20-pin SOIC Package**



## <span id="page-7-0"></span>**3 Electrical Characteristics**

This chapter contains electrical and timing specifications.

## <span id="page-7-1"></span>**3.1 Parameter Classification**

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

#### **Table 2. Parameter Classifications**



#### **NOTE**

The above classifications are used in the column labeled "C" in applicable tables of this data sheet.

### <span id="page-7-2"></span>**3.2 Absolute Maximum Ratings**

Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the limits specified in [Table 3](#page-7-3) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

<span id="page-7-3"></span>

Rating	Symbol	Value	<b>Unit</b>
Supply voltage	V <sub>DD</sub>	2.7 to $5.5$	
Input voltage	$V_{\text{In}}$	$-0.3$ to $V_{DD}$ + 0.3	
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	םי	$+25$	mА
Maximum current into V <sub>DD</sub>	ססי	120	mA
Storage temperature	$\mathsf{r}_{\mathsf{stg}}$	$-55$ to 150	°C
Maximum junction temperature	$T_{\rm J}$	150	℃

**Table 3. Absolute Maximum Ratings**



- $1$  Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.
- <sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- $3$  Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{1n}$  >  $V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

### <span id="page-8-0"></span>**3.3 Thermal Characteristics**

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{UO}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V<sub>DD</sub>$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.





<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance

<sup>2</sup> Junction to Ambient Natural Convection

 $3$  1s  $-$  Single layer board, one signal layer

2s2p — Four layer board, 2 signal and 2 power layers

<span id="page-8-1"></span>The average chip-junction temperature  $(T<sub>I</sub>)$  in  $^{\circ}C$  can be obtained from:

$$
T_J = T_A + (P_D \times \theta_{JA})
$$
 Eqn. 1

where:

 $T_A$  = Ambient temperature,  $\degree$ C

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W



 $P_D = P_{int} + P_{I/O}P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$ (if  $P_{I/O}$  is neglected) is:

$$
P_D = K \div (T_J + 273^\circ C)
$$
Eqn. 2

<span id="page-9-3"></span><span id="page-9-2"></span>Solving [Equation 1](#page-8-1) and [Equation 2](#page-9-2) for K gives:

$$
K = P_D \times (T_A + 273^\circ C) + \theta_{JA} \times (P_D)^2
$$
Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from [Equation 3](#page-9-3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving [Equation 1](#page-8-1) and [Equation 2](#page-9-2) iteratively for any value of  $T_A$ .

### <span id="page-9-0"></span>**3.4 Electrostatic Discharge (ESD) Protection Characteristics**

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage. This device was qualified to AEC-Q100 Rev E. A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 5. ESD Protection Characteristics**

<b>Parameter</b>	<b>Symbol</b>	Value	<b>Unit</b>
ESD Target for Machine Model (MM) — MM circuit description	<b>V</b> <sub>THMM</sub>	200	
ESD Target for Human Body Model (HBM) — HBM circuit description	Утннвм	2000	

## <span id="page-9-1"></span>**3.5 DC Characteristics**

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

#### **Table 6. DC Characteristics**





 $\overline{\phantom{a}}$ 

#### **Electrical Characteristics**



#### **Table 6. DC Characteristics (continued)**





1 Typical values are based on characterization data at 25 °C unless otherwise stated.

<sup>2</sup> Operating voltage with USB enabled can be found in Section 3.11, "USB Electricals."

<span id="page-11-0"></span><sup>3</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .

<sup>4</sup> Measured with  $V_{In} = V_{SS}$ .

<sup>5</sup> Measured with  $V_{In} = V_{DD}$ .





Figure 4. Typical I<sub>OH</sub> (Low Drive) vs V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub> = 3 V



Figure 5. Typical I<sub>OH</sub> (High Drive) vs V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub> = 3 V





Figure 6. Typical I<sub>OH</sub> (Low Drive) vs V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub> = 5 V



Figure 7. Typical I<sub>OH</sub> (High Drive) vs V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub> = 5 V





Figure 8.  $I_{OL}$  vs V<sub>OL</sub> (Low Drive) at V<sub>DD</sub> = 5 V



Figure 9.  $I_{OL}$  vs V<sub>OL</sub> (High Drive) at V<sub>DD</sub> = 5 V





Figure 10. I<sub>OL</sub> vs V<sub>OL</sub> (Low Drive) at V<sub>DD</sub> = 3 V



Figure 11. I<sub>OL</sub> vs V<sub>OL</sub> (High Drive) at V<sub>DD</sub> = 3 V



## <span id="page-16-0"></span>**3.6 Supply Current Characteristics**

<span id="page-16-1"></span>

<b>Num</b>	C	<b>Parameter</b>	Symbol	$V_{DD} (V)$	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
1	Run supply current <sup>3</sup> measured at (CPU clock C		5	1.03		mA	
		$= 2$ MHz, $f_{\text{Bus}} = 1$ MHz, BLPE mode)	$\mathsf{RI}_{\mathsf{DD}}$	3	0.83		
		Run supply current <sup>3</sup> measured at (CPU		5	19.93		
	P $\mathfrak{p}$ clock = 48 MHz, $f_{\text{Bus}}$ = 24 MHz, PEE mode, all module on)	$\mathsf{RI}_{\mathsf{DD}}$	3	18.74		mA	
3	P	Stop2 mode supply current		5	1.36		μA
			$S2I_{DD}$	3	1.18		μA
P 4	Stop3 mode supply current, all module off	$S3I_{DD}$	5	1.50		μA	
			3	1.31		μA	
5	P RTC adder to stop2 or stop3 <sup>3</sup> , 25 °C		$\Delta I_{\text{SRTC}}$	5	300		nА
				3	300		nA
6	P	LVD adder to stop3 (LVDE = LVDSE = 1)	$\Delta I_{\text{SLVD}}$	5	106.7		μA
				3	95.6		μA
$\overline{7}$	P	Adder to stop3 for oscillator enabled <sup>4</sup>		5	5.6		μA
		$(ERCIKEN = 1$ and EREFSTEN = 1)	$\Delta$ <sub>SOSC</sub>	3	5.3		μA
8	T.	USB module enable current <sup>5</sup>	$\Delta I_{\text{USE}}$	5	1.5		mA
9	T	USB suspend current <sup>6</sup>	' <sub>SUSP</sub>	5	273.3		μA

**Table 7. Supply Current Characteristics**

 $\frac{1}{1}$  Typicals are measured at 25 °C. See [Figure 12](#page-17-0) through Figure 10 for typical curves across voltage/temperature.

<sup>2</sup> Values given here are preliminary estimates prior to completing characterization.

<span id="page-16-2"></span><sup>3</sup> Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 560 μA at 5 V and 422 μA at 3 V with  $f_{\text{BUS}} = 1$  MHz.

<sup>4</sup> Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

<sup>5</sup> Here USB module is enabled and clocked at 48 MHz (USBEN = 1, USBVREN = 1, USBPHYEN = 1 and USBPU = 1), and D+ and D– pulled down by two 15.1 kΩ resisters independently. The current consumption may be much higher when the packets are being transmitted through the attached cable.

 $6$  MCU enters stop3 mode, USB bus in idle state. The USB suspend current will be dominated by the D+ pullup resister.





<span id="page-17-0"></span>Figure 12. Typical Run I<sub>DD</sub> for PEE, FBE and BLPE Modes (I<sub>DD</sub> vs. V<sub>DD</sub>)





## <span id="page-18-0"></span>**3.7 External Oscillator (XOSC) Characteristics**





<sup>1</sup> Typical data was characterized at 3.0 V, 25 °C or is recommended value.<br><sup>2</sup> When MCG is configured for FFF or FBF mode, input clock source must b

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divided using RDIV to within the range of 1 MHz to 2 MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal.



**MC9S08JS16 Series MCU Data Sheet, Rev. 4**



## <span id="page-19-0"></span>**3.8 MCG Specifications**

#### **Table 9. MCG Frequency Specifications (Temperature Range = –40 to 85**°**C Ambient)**



 $<sup>1</sup>$  This specification applies any time the FLL reference source or reference divider is changed, trim value changed or changing</sup> from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>2</sup> This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.





- $3$  Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{\text{lifter}}$  percentage for a given interval.
- <span id="page-20-2"></span><sup>4</sup> Jitter measurements are based upon a 48 MHz clock frequency.
- <sup>5</sup> 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- $6$  Below D<sub>lock</sub> minimum, the MCG is guaranteed to enter lock. Above D<sub>lock</sub> maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- $7$  Below D<sub>unl</sub> minimum, the MCG will not exit lock if already in lock. Above D<sub>unl</sub> maximum, the MCG is guaranteed to exit lock.

## <span id="page-20-0"></span>**3.9 AC Characteristics**

This section describes AC timing characteristics for each peripheral system.

## <span id="page-20-1"></span>**3.9.1 Control Timing**

<b>Num</b>	C	<b>Parameter</b>	Symbol	<b>Min</b>	Typical <sup>1</sup>	Max	<b>Unit</b>
$\mathbf{1}$	D	Bus frequency ( $t_{\text{cyc}} = 1/f_{\text{Bus}}$ )	$f_{\mathsf{Bus}}$	DC.		24	<b>MHz</b>
$\overline{2}$	D	Internal low-power oscillator period	$t_{LPO}$	700		1300	μs
3	D	External reset pulse width <sup>2</sup> $(t_{\text{cyc}} = 1/f_{\text{Self\_reset}})$	t <sub>extrst</sub>	$1.5 \times t_{Self\_reset}$			ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$66 \times t_{\text{cyc}}$			ns
5	D	Active background debug mode latch setup time	t <sub>MSSU</sub>	25			ns
6	D	Active background debug mode latch hold time	<sup>t</sup> MSH	25			ns
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	$t_{\text{ILIH}}$ , $t_{\text{HIL}}$	100 $1.5 \times t_{\text{cyc}}$			ns
8	D	KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	$t_{\text{ILIH}}$ , $t_{\text{IHIL}}$	100 $1.5 \times t_{\text{cyc}}$			ns
9	C	Port rise and fall time (load = 50 $pF$ ) <sup>4</sup> Slew rate control disabled ( $PTxSE = 0$ ) Slew rate control enabled ( $PTxSE = 1$ )	$t_{\rm{Rise}}$ , $t_{\rm{Fall}}$		3 30		ns

**Figure 13. Control Timing**

Typical values are based on characterization data at  $V_{DD} = 5.0$  V, 25 °C unless otherwise stated.

 $2$  This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

This is the minimum pulse width guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>4</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40°C to 85°C.





**Figure 15. IRQ/KBIPx Timing**

## <span id="page-21-0"></span>**3.9.2 Timer/PWM (TPM) Module Timing**

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

<b>Num</b>	C	<b>Function</b>	Symbol	Min	Max	Unit
	D	External clock frequency	<b>T</b> PMext	dc	$f_{\rm Bus}$ /4	<b>MHz</b>
2	D	External clock period	<b>T</b> PMext	4		<b>L</b> cyc
3	D	External clock high time	$\mathfrak{r}_{\text{clkh}}$	1.5		<sup>L</sup> cyc
4	D	External clock low time	$\mathfrak{r}_{\text{clkl}}$	1.5		<sup>L</sup> cyc
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5		<b>L</b> CVC

**Table 10. TPM Input Timing**



**Figure 16. Timer External Clock**

**MC9S08JS16 Series MCU Data Sheet, Rev. 4**





**Figure 17. Timer Input Capture Pulse**

## <span id="page-22-0"></span>**3.10 SPI Characteristics**

[Table 11](#page-23-0) and [Figure 18](#page-24-0) through [Figure 21](#page-25-1) describe the timing requirements for the SPI system.



<span id="page-23-9"></span><span id="page-23-4"></span><span id="page-23-3"></span><span id="page-23-2"></span><span id="page-23-1"></span><span id="page-23-0"></span>

#### **Table 11. SPI Electrical Characteristic**

<span id="page-23-11"></span><span id="page-23-10"></span><span id="page-23-8"></span><span id="page-23-7"></span><span id="page-23-6"></span><span id="page-23-5"></span><sup>1</sup> Refer to [Figure 18](#page-24-0) through [Figure 21](#page-25-1)**.**

 $^2$  All timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub>, unless noted; 50 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

<sup>3</sup> The maximum frequency is 8 MHz when input filter on SPI pins is disabled.

<sup>4</sup> Time to data active from high-impedance state.

<sup>5</sup> Hold time to high-impedance state.





<span id="page-24-0"></span>NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF =  $0.$  For LSBF =  $1$ , bit order is LSB, bit  $1, ...,$  bit  $6,$  MSB.

**Figure 18. SPI Master Timing (CPHA = 0)**



NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF =  $0.$  For LSBF =  $1,$  bit order is LSB, bit  $1, ...,$  bit  $6,$  MSB.

**Figure 19. SPI Master Timing (CPHA = 1)**

**MC9S08JS16 Series MCU Data Sheet, Rev. 4**





1. Not defined but normally MSB of character just received





### <span id="page-25-1"></span><span id="page-25-0"></span>**3.11 Flash Specifications**

This section provides details about program/erase times and program-erase endurance for the flash memory. Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply.



#### **Table 12. Flash Characteristics**

 $\frac{1}{1}$  Typical values are based on characterization data at V<sub>DD</sub> = 5.0 V, 25 °C unless otherwise stated.

<sup>2</sup> The frequency of this clock is controlled by a software setting.

 $3$  These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>4</sup> Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

### <span id="page-26-0"></span>**3.12 USB Electricals**

The USB electricals for the S08USBV1 module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale S08USBV1 implementation requires additional or deviant electrical characteristics, this space would be used to communicate that information.

	Symbol	Min	<b>Typical</b>	<b>Max</b>	Unit
Regulator operating voltage	V <sub>regin</sub>	3.9		5.5	v
$Vreg$ output	V <sub>regout</sub>	3	3.3	3.6	
$V_{req}$ filter capacitor	$C_{\text{usbreg}}$		100		pF
$V_{\text{usb33}}$ input with internal $V_{\text{rea}}$ disabled	V <sub>usb33in</sub>	3	3.3	3.6	v

**Table 13. Internal USB 3.3 V Voltage Regulator Characteristics**



**Ordering Information**



Table 14. External 3.3 V Voltage Regulator Supply for V<sub>usb33</sub> Pin

## <span id="page-27-0"></span>**4 Ordering Information**

This section contains ordering information for Device Numbering System. See below for an example of the device numbering system.



## <span id="page-27-1"></span>**4.1 Package Information**

**Table 15. Package Descriptions**

<span id="page-27-3"></span>

<b>Pin Count</b>	Package Type	<b>Abbreviation</b>	<b>Designator</b>	Case No.	Document No.
24	Quad Flat No-Leads	OFN	FK	1982-01	98ARL10608D
20	Wide Body Small Outline <b>Integrated Circuit</b>	W-SOIC	WJ	751D	98ASB42343B

## <span id="page-27-2"></span>**4.2 Mechanical Drawings**

This following pages contain mechanical specifications for MC9S08JS16 series package options.

- 24-pin QFN (quad flat no-lead)
- 20-pin W-SOIC (wide body small outline integrated circuit)







NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

 $\backslash$  coplanarity applies to leads, corner leads, and die attach pad.

5. MIN METAL GAP SHOULD BE 0.2MM.











NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.  $2.$
- $3.$ DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- $\sqrt{4}$ THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- $/5$ THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

