

# MJE5740, MJE5742

## NPN Silicon Power Darlington Transistors

The MJE5740 and MJE5742 Darlington transistors are designed for high-voltage power switching in inductive circuits.

### Features

- These Devices are Pb-Free and are RoHS Compliant\*

### Applications

- Small Engine Ignition
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage MJE5740 MJE5742	$V_{CEO(sus)}$	300 400	Vdc
Collector-Emitter Voltage MJE5740 MJE5742	$V_{CEV}$	600 800	Vdc
Emitter-Base Voltage	$V_{EB}$	8	Vdc
Collector Current – Continuous – Peak (Note 1)	$I_C$ $I_{CM}$	8 16	Adc
Base Current – Continuous – Peak (Note 1)	$I_B$ $I_{BM}$	2.5 5	Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2 0.016	W W/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	100 0.8	W W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.25	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®


[www.onsemi.com](http://www.onsemi.com)

**POWER DARLINGTON  
TRANSISTORS  
8 AMPERES  
300-400 VOLTS  
80 WATTS**



TO-220AB  
CASE 221A-09  
STYLE 1

### MARKING DIAGRAM



MJE574x = Device Code  
x = 0 or 2  
G = Pb-Free Package  
A = Assembly Location  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# MJE5740, MJE5742

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b> (Note 2)					
Collector–Emitter Sustaining Voltage ( $I_C = 50\text{ mA}$ , $I_B = 0$ )	MJE5740 MJE5742	$V_{CEO(sus)}$ 300 400	– –	– –	Vdc
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ ) ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		$I_{CEV}$	– –	1 5	mAdc
Emitter Cutoff Current ( $V_{EB} = 8\text{ Vdc}$ , $I_C = 0$ )		$I_{EBO}$	–	75	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 6
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 7

## ON CHARACTERISTICS

 (Note 2)

DC Current Gain ( $I_C = 0.5\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ ) ( $I_C = 4\text{ Adc}$ , $V_{CE} = 5\text{ Vdc}$ )	$h_{FE}$	50 200	100 400	– –	–
Collector–Emitter Saturation Voltage ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{CE(sat)}$	– – –	– – –	2 3 2.2	Vdc
Base–Emitter Saturation Voltage ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ ) ( $I_C = 8\text{ Adc}$ , $I_B = 0.4\text{ Adc}$ ) ( $I_C = 4\text{ Adc}$ , $I_B = 0.2\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )	$V_{BE(sat)}$	– – –	– – –	2.5 3.5 2.4	Vdc
Diode Forward Voltage (Note 3) ( $I_F = 5\text{ Adc}$ )	$V_f$	–	–	2.5	Vdc

## SWITCHING CHARACTERISTICS

Typical Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 250\text{ Vdc}$ , $I_{C(pk)} = 6\text{ A}$ $I_{B1} = I_{B2} = 0.25\text{ A}$ , $t_p = 25\text{ }\mu\text{s}$ , Duty Cycle $\leq 1\%$ )	$t_d$	–	0.04	– $\mu\text{s}$
Rise Time		$t_r$	–	0.5	– $\mu\text{s}$
Storage Time		$t_s$	–	8	– $\mu\text{s}$
Fall Time		$t_f$	–	2	– $\mu\text{s}$
Inductive Load, Clamped (Table 1)					
Voltage Storage Time	$(I_{C(pk)} = 6\text{ A}$ , $V_{CE(pk)} = 250\text{ Vdc}$ $I_{B1} = 0.06\text{ A}$ , $V_{BE(off)} = 5\text{ Vdc}$ )	$t_{sv}$	–	4	– $\mu\text{s}$
Crossover Time		$t_c$	–	2	– $\mu\text{s}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width 300  $\mu\text{s}$ , Duty Cycle = 2%.

3. The internal Collector–to–Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage ( $V_f$ ) of this diode is comparable to that of typical fast recovery rectifiers.

## ORDERING INFORMATION

Device	Package	Shipping
MJE5740G	TO–220 (Pb–Free)	50 Units / Rail
MJE5742G	TO–220 (Pb–Free)	

TYPICAL CHARACTERISTICS




Figure 1. Power Derating




Figure 2. Inductive Switching Measurements




Figure 3. DC Current Gain




Figure 4. Base-Emitter Voltage




Figure 5. Collector-Emitter Saturation Voltage

# MJE5740, MJE5742

Table 1. Test Conditions for Dynamic Performance

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>DUTY CYCLE <math>\leq 10\%</math>  <math>t_r, t_f \leq 10</math> ns</p> <p>NOTE:            PW and <math>V_{CC}</math> Adjusted for Desired <math>I_C</math>  <math>R_B</math> Adjusted for Desired <math>I_{B1}</math></p>	<p>*SELECTED FOR <math>\geq 1</math> kV</p>
CIRCUIT VALUES	COIL DATA: FERROXCUBE CORE #6656 FULL BOBBIN (~16 TURNS) #16 GAP FOR 200 $\mu$ H/20 A $L_{coil} = 200$ $\mu$ H $V_{CC} = 30$ V $V_{CE(pk)} = 250$ Vdc $I_{C(pk)} = 6$ A	$V_{CC} = 250$ V $D1 = 1N5820$ OR EQUIV.
TEST WAVEFORMS	<p><b>OUTPUT WAVEFORMS</b></p> <p><math>t_1</math> ADJUSTED TO OBTAIN <math>I_C</math></p> $t_1 \approx \frac{L_{coil} (I_{C(pk)})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{C(pk)})}{V_{clamp}}$ <p>TEST EQUIPMENT            SCOPE-TEKTRONICS            475 OR EQUIVALENT</p>	<p><math>t_r, t_f &lt; 10</math> ns            DUTY CYCLE = 1%  <math>R_B</math> AND <math>R_C</math> ADJUSTED FOR DESIRED <math>I_B</math> AND <math>I_C</math></p>

# MJE5740, MJE5742

## SAFE OPERATING AREA INFORMATION

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 6 may be found at any case temperature by using the appropriate curve on Figure 1.

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turnoff. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 7 gives the complete RBSOA characteristics.

The Safe Operating Area figures shown in Figures 6 and 7 are specified ratings for these devices under the test conditions shown.




Figure 6. Forward Bias Safe Operating Area




Figure 7. Reverse Bias Safe Operating Area

## RESISTIVE SWITCHING PERFORMANCE




Figure 8. Turn-On Time




Figure 9. Turn-Off Time

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



## TO-220 CASE 221A ISSUE AK

DATE 13 JAN 2022



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 2009.
2. CONTROLLING DIMENSION: INCHES
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
4. MAX WIDTH FOR F102 DEVICE = 1.35MM

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	0.570	0.620	14.48	15.75
B	0.380	0.415	9.66	10.53
C	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.60	4.09
G	0.095	0.105	2.42	2.66
H	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.41
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

STYLE 1:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

STYLE 2:  
PIN 1. BASE  
2. EMITTER  
3. COLLECTOR  
4. EMITTER

STYLE 3:  
PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

STYLE 4:  
PIN 1. MAIN TERMINAL 1  
2. MAIN TERMINAL 2  
3. GATE  
4. MAIN TERMINAL 2

STYLE 5:  
PIN 1. GATE  
2. DRAIN  
3. SOURCE  
4. DRAIN

STYLE 6:  
PIN 1. ANODE  
2. CATHODE  
3. ANODE  
4. CATHODE

STYLE 7:  
PIN 1. CATHODE  
2. ANODE  
3. CATHODE  
4. ANODE

STYLE 8:  
PIN 1. CATHODE  
2. ANODE  
3. EXTERNAL TRIP/DELAY  
4. ANODE

STYLE 9:  
PIN 1. GATE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

STYLE 10:  
PIN 1. GATE  
2. SOURCE  
3. DRAIN  
4. SOURCE

STYLE 11:  
PIN 1. DRAIN  
2. SOURCE  
3. GATE  
4. SOURCE

STYLE 12:  
PIN 1. MAIN TERMINAL 1  
2. MAIN TERMINAL 2  
3. GATE  
4. NOT CONNECTED

DOCUMENT NUMBER:	98ASB42148B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TO-220	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.