

DC to 30GHz Broadband MMIC Low-Noise Amplifier

Features

- Great 0.04-30GHz performance:
 - Flat gain (10.25 ± 0.75dB)
 - High Psat at 30GHz (21dBm)
 - High P1dB at 30GHz (18dBm)
- Excellent input / output return loss
- Very high isolation
- >30dB dynamic gain control
- Integrated temperature-referened power detector output
- 100% DC, RF, and visually tested
- Size: 1640x835um (64.6x32.9mil)

Description

The MMA026AA is an eight stage traveling wave amplifier. The amplifier has been designed for flat gain, excellent return loss, and medium power. The amplifier typically provides 10.25±0.75dB gain and 21dBm Psat from 40MHz to 30GHz.

Application


The MMA026AA Broadband MMIC Amplifier is designed for general purpose broadband applications in RF and microwave communications, test equipment and military systems. By using specific external components, the bandwidth of operation can be extended below 40MHz.

Key Characteristics: Vdd=7V, Idd=150mA, Zo=50Ω

Specifications pertain to wafer measurements with RF probes and DC bias cards @ 25°C


		1.5 - 20GHz		0.04 - 30GHz			
Parameter	Description	Min	Тур	Max	Min	Тур	Max
S21 (dB)	Small Signal Gain	9	10.25	-	9	10.25	-
Flatness (±dB)	Gain Flatness	-	0.5	1.25	-	0.75	1.25
S11 (dB)	Input Match	-	-22	-17	-	-17	-13
S22 (dB)	Output Match	-	-21	-16	-	-21	-16
S12 (dB)	Reverse Isolation	-	-42	-35	-	-37	-30
P1dB (dBm)	1dB Compressed Output Power	16.5	18	-	16.5	18	-
Psat (dBm)	Saturated Output Power	19.5	21	-	19.5	21	-
NF (dB)	Noise Figure	-	7.5	-	-	7.5	-
RF _{det} (mV/mW)	RF Detector Sensitivity	-	0.7	-	-	0.7	-






Typical IC performance measured on-wafer

S11, S22




Typical IC performance measured on-wafer

Output Power




Typical IC performance measured on-wafer

Noise Figure




Typical IC performance with package de-embedded

S12



Typical IC performance measured on-wafer

Group Delay



Typical IC performance measured on-wafer



Table 1: Supplemental Specifications

Parameter	Description	Min	Тур	Max
Vdd	Drain Bias Voltage	-	7V	8.25V
ldd	Drain Bias Current	-	150mA	250mA
Vg1	1st Gate Bias Voltage	-4V	-	+0.5V
Vg2	2nd Gate Bias Voltage	Vdd - Vg2 < 7V	N/C	+4V
P _{in}	Input Power (CW)	-	-	22dBm
P _{dc}	Power Dissipation	-	1.05W	-
T _{ch}	Channel Temperature	-	-	150°C
Θ_{ch}	Thermal Resistance (T _{case} =85°C)	-	19° C/W	-





DC Bias:

The MMA026AA is biased by applying a positive voltage to the drain (Vdd), then setting the drain current (Idd) using a negative voltage on the gate (Vg1).

When zero volts is applied to the gate, the drain to source channel is open; this results in high Idd. When Vg1 is biased negatively, the channel is pinched off and Idd decreases.

The nominal bias is Vdd=7.0V, Idd=150mA. Improved noise or power performance can be achieved with application-specific biasing.

Gain Control:

Dynamic gain control is available when operating the amplifier in the linear gain region. Negative voltage applied to the second gate (Vg2) reduces amplifier gain.

RF Power Detection:

RF output power can be calculated from the difference between the RF detector voltage and the DC detector voltage, minus a DC offset. Please consult the power detector application note available from the Microsemi webpage.

Low-Frequency Use:

The MMA026AA has been designed so that the bandwidth can be extended to low frequencies. The low end corner frequency of the device is primarily determined by the external biasing and AC coupling circuitry.

Matching:

The amplifier incorporates on- chip termination resistors on the RF input and output. These resistors are RF grounded through on-chip capacitors, which are small and become open circuits at frequencies below 1GHz.

A pair of gate and drain termination bypass pads are provided for connecting external capacitors required for the low frequency extension network. These capacitors should be 10x the value of the DC blocking capacitors.

DC Blocks:

The amplifier is DC coupled to the RF input and output pads; DC voltage on these pads must be isolated from external circuitry.

For operation above 2GHz, a series DC-blocking capacitor with minimum value of 20pF is recommended; operation above 40MHz requires a minimum of 120pF.


Bias Inductor:

DC bias applied to the drain (Vdd) must be decoupled with an off-chip RF choke inductor. The amount of bias inductance will determine the low frequency operating point. Inductive biasing can also be applied to the chip through the RF output.

For many applications above 2GHz, a bondwire from the Vdd pad will suffice as the biasing inductor. Ensure the correct bond length as shown in the assembly diagrams.




Simplified Circuit Schematic







Die size, pad locations, and pad descriptions

Chip size: 1640x835um (64.6x32.9mil) Chip size tolerance: ±5um (0.2mil) Chip thickness: 100 ±10um (4 ±0.4mil) Pad dimensions: 80x80um (3.1x3.1mil)






30GHz bonding diagram



40MHz - 30GHz bonding diagram



Pick-up and Chip Handling:

This MMIC has exposed air bridges on the top surface. **Do not pick up chip with vacuum on the die center;** handle from edges or with a collet.

Thermal Heat Sinking:

To avoid damage and for optimum performance, you must observe the maximum channel temperature and ensure adequate heat sinking.

ESD Handling and Bonding:

This MMIC is **ESD** sensitive; preventive measures should be taken during handling, die attach, and bonding.

Epoxy die attach is recommended. Please review our application note MM-APP-0001 handling and die attach recommendations, on our website for more handling, die attach and bonding information.