

100V, 8A, High-Frequency, Half-Bridge Gate Driver

#### **DESCRIPTION**

The MP1923 is a high-frequency, N-channel MOSFET, half-bridge gate driver. The device's low-side MOSFET (LS-FET) and high-side MOSFET (HS-FET) driver channels are controlled independently, and are matched with <5ns in time delay.

In the case of an insufficient supply, the device's HS-FET and LS-FET under-voltage lockout (UVLO) protection forces the outputs low. The MP1923 also features an integrated bootstrap (BST) diode to reduce the external component count.

The MP1923 is available in QFN-10 (4mmx4mm), QFN-8 (4mmx4mm), and SOIC-8 packages.

#### **FEATURES**


- Drives an N-Channel MOSFET Half-Bridge
- Low Dropout with 4.5V Under-Voltage Lockout (UVLO) Falling Threshold
- 120V Bootstrap Voltage (V<sub>BST</sub>) Range
- On-Chip Bootstrap Diode
- 20ns Typical Propagation Delay
- 8A Sink Current, 7A Source Current at 12V
   V<sub>DD</sub>
- <5ns Gate Driver Matching Time Delay</li>
- Drives a 1nF Load with 7.2ns Rise Time (t<sub>RISE</sub>) and 5.5ns Fall Time (t<sub>FALL</sub>) at 12V V<sub>DD</sub>
- TTL-Compatible Input
- <300µA Quiescent Current (I<sub>Q</sub>)
- UVLO Protection for the HS-FET and LS-FET Gate Drivers
- Available in QFN-10 (4mmx4mm), QFN-8 (4mmx4mm), and SOIC-8 Packages

#### **APPLICATIONS**

- Motor Drivers
- Telecom Half-Bridge Power Supplies
- Avionics DC/DC Converters
- Two-Switch Forward Converters
- Active-Clamp Forward Converters

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION





#### ORDERING INFORMATION

Part Number*	ber* Package Top Marking		MSL Rating	
MP1923GRE	QFN-10 (4mmx4mm)	See Below	1	
MP1923GR	QFN-8 (4mmx4mm)	See Below	1	
MP1923GS	SOIC-8	See Below	2	

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP1923GRE-Z).

# **TOP MARKING (MP1923GRE)**

<u>MPSYWW</u>

MP1923

LLLLLL

Е

MPS: MPS prefix Y: Year code WW: Week code MP1923: Part number LLLLL: Lot number E: MP1923GRE

# **TOP MARKING (MP1923GR)**

<u>MPSYWW</u>

MP1923

LLLLLL

MPS: MPS prefix Y: Year code WW: Week code MP1923: Part number LLLLL: Lot number

# **TOP MARKING (MP1923GS)**

MP1923


LLLLLLL

MPSYWW


MP1923: Part number LLLLLLL: Lot number MPS: MPS prefix Y: Year code WW: Week code




# PACKAGE REFERENCE (MP1923GRE)



# **PACKAGE REFERENCE (MP1923GR)**



# PACKAGE REFERENCE (MP1923GS)





#### PIN FUNCTIONS

	Pin#		Nama	Description
QFN-10	QFN-8	SOIC-8	Name	Description
1	1	1	VDD	<b>Supply voltage.</b> The VDD pin supplies power to the internal circuitry. Connect a decoupling capacitor between VDD and ground to ensure a stable and clean supply.
2	2	2	BST	<b>Bootstrap.</b> The BST pin is the positive power supply for the internal floating high-side MOSFET (HS-FET) driver. Connect a bypass capacitor between the BST and SW pins.
3	3	3	DRVH	Floating HS-FET driver output.
4	4	4	SW	Switching node.
5, 6			NC	Not connected.
7	5	5	INH	Control signal input for the floating HS-FET driver.
8	6	6	INL	Control signal input for the LS-FET driver.
9	7	7	VSS	Chip ground.
10	8	8	DRVL	LS-FET driver output.
Pad	Pad		Exposed pad	<b>Exposed pad.</b> Connect the exposed pad to the VSS pin to improve thermal operation.

#### **ABSOLUTE MAXIMUM RATINGS (1)**

Supply voltage (V <sub>DD</sub> )	
SW voltage (V <sub>SW</sub> )	5V to +120V
V <sub>SW</sub> (<2µs)	
BST voltage (V <sub>BST</sub> )	0.3V to +120V
BST to SW	0.3V to +18V
DRVH voltage (V <sub>DRVH</sub> )	
V <sub>SV</sub>	$_{\rm V}$ - 0.3V to V <sub>BST</sub> + 0.3V
V <sub>DRVH</sub> (<2μs)V	$_{SW}$ - 2V to $V_{BST}$ + 0.3V
DRVL voltage (V <sub>DRVL</sub> )	0.3V to $V_{DD} + 0.3V$
V <sub>DRVL</sub> (<2µs)	2V to $V_{DD} + 0.3V$
All other pins to VSS	0.3V to +10V
Continuous power dissipat	ion <sup>(2)</sup>
QFN-10 (4mmx4mm)	
QFN-8 (4mmx4mm)	2.66W
SOIC-8	1.3W
Junction temperature	
Lead temperature	
Storage temperature	

#### ESD Ratings

Human body model (HBM)	±2000V
Charged device model (CDM)	±500V

#### Recommended Operating Conditions (3)

Supply voltage (V <sub>DD</sub> )	5V to 17V
SW voltage (V <sub>SW</sub> )	1V to +100V
SW slew rate	<50V/ns
Operating junction temp (	T <sub>J</sub> )40°C to +125°C

Thermal Resistance (4)	$oldsymbol{ heta}$ JA	<b>0</b> JC	
QFN-10 (4mmx4mm)	47	7.	°C/W
QFN-8 (4mmx4mm)	47	7.	°C/W
SOIC-8	96	45	°C/\\/

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the device to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  =  $V_{BST}$  -  $V_{SW}$  = 12V,  $V_{SS}$  =  $V_{SW}$  = 0V, no load at DRVH and DRVL,  $T_A$  = -40°C to 125°C, unless otherwise noted.

Supply Currents         VDD quiescent current $I_{DD\_Q}$ $V_{INL} = V_{INH} = 0V$ 130         VDD operating current $I_{DD\_OP}$ $f_{SW} = 500kHz$ , $C_{LOAD} = 0nF$ 2.6         Floating driver quiescent current $I_{BST\_Q}$ $V_{INL} = V_{INH} = 0V$ 60         Floating driver operating current $I_{BST\_OP}$ $f_{SW} = 500kHz$ , $C_{LOAD} = 0nF$ 2.6         BST to VSS quiescent current $I_{BST\_SS\_Q}$ $V_{BST} = V_{SW} = 115V$ 0.05	300 6 150 6	μΑ mA μΑ
VDD operating current $I_{DD\_OP}$ $f_{SW} = 500 \text{kHz}, C_{LOAD} = 0 \text{nF}$ 2.6Floating driver quiescent current $I_{BST\_Q}$ $V_{INL} = V_{INH} = 0 V$ 60Floating driver operating current $I_{BST\_OP}$ $f_{SW} = 500 \text{kHz}, C_{LOAD} = 0 \text{nF}$ 2.6BST to VSS quiescent current $I_{BST-SS\_Q}$ $V_{BST} = V_{SW} = 115 V$ 0.05	6 150 6	mA
Floating driver quiescent current $I_{BST\_Q}$ $V_{INL} = V_{INH} = 0V$ 60         Floating driver operating current $I_{BST\_OP}$ $fsw = 500kHz$ , $C_{LOAD} = 0nF$ 2.6         BST to VSS quiescent current $I_{BST-SS\_Q}$ $V_{BST} = V_{SW} = 115V$ 0.05	150 6	
current     IBST_Q     VINL = VINH = 0V       Floating driver operating current     IBST_OP     fsw = $500kHz$ , $C_{LOAD} = 0nF$ 2.6       BST to VSS quiescent current     IBST-SS_Q     VBST = VSW = $115V$ 0.05	6	μA
current IBST_OP ISW = 500kHz, CLOAD = 011F 2.6  BST to VSS quiescent current IBST-SS_Q VBST = Vsw = 115V 0.05		
		mA
POT (2 )/00 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1	μA
BST to VSS operating current   I <sub>BST-SS_OP</sub>   f <sub>SW</sub> = 500kHz, C <sub>LOAD</sub> = 0nF   2.3	5.5	mA
Leakage current $I_{LKG}$ $V_{BST} = V_{SW} = 100V$ 0.05	1	μΑ
Inputs		
INL and INH high voltage 2	2.4	V
INL and INH low voltage 0.8 1.2		V
Input voltage hysteresis 600		mV
INL and INH internal pull-down RINL 155		kΩ
resistance R <sub>INH</sub> 155		kΩ
Under-Voltage Protection (UVLO) Protection		
VDD rising threshold V <sub>DD_RISING</sub> 4.6 5	5.4	V
VDD falling threshold V <sub>DD_FALLING</sub> 4.1 4.5	4.9	V
(BST - SW) rising threshold V <sub>BST_RISING</sub> 1.6 3.7	4.9	V
(BST - SW) falling threshold V <sub>BST_FALLING</sub> 1.4 3.2	4.6	V
Bootstrap Diode		•
Bootstrap diode VF at 100µA V <sub>F1</sub> 0.5	0.9	V
Bootstrap diode VF at 100mA V <sub>F2</sub> 1	1.2	V
Bootstrap diode dynamic R R <sub>D</sub> I <sub>VDD-BST</sub> = 100mA and 80mA 3.1	6.5	Ω
Low-Side MOSFET (LS-FET) Gate Driver		
Low-level output voltage V <sub>OLL</sub> I <sub>OUT</sub> = 100mA 0.02 0.07	0.2	V
High-level output voltage to rail V <sub>OHL</sub> I <sub>OUT</sub> = -100mA 0.02 0.07	0.3	V
Source current $^{(5)}$ $I_{OHL}$ $V_{DRVL} = 0V, V_{DD} = 12V$ $7$		Α
Source current (5) $I_{OHL}$ $V_{DRVL} = 0V, V_{DD} = 16V$ 9		Α
Sink current $^{(5)}$ $I_{OLL}$ $V_{DRVL} = V_{DD} = 12V$ 8		Α
Sink current (5) $I_{OLL}$ $V_{DRVL} = V_{DD} = 16V$ 10		Α
Floating High-Side MOSFET (HS-FET) Gate Driver		
Low level output voltage V <sub>OLH</sub> I <sub>OUT</sub> = 100mA 0.02 0.07	0.2	V
High level output voltage to rail V <sub>OHH</sub> I <sub>OUT</sub> = -100mA 0.02 0.07	0.3	V
Source current (5) VDRVH = 0V, VDD = 12V 7		Α
Source current (5) $I_{OHH}$ $V_{DRVH} = 0V, V_{DD} = 16V$ 9		Α
Sink current (5)   VDRVH = VDD = 12V   8		Α
Sink current (5) $I_{OLH}$ $V_{DRVH} = V_{DD} = 16V$ 10		Α
Switching Specifications (LS-FET Gate Driver)		
Turn-off propagation delay $t_{DLFF}$ $C_{LOAD} = 0nF$ , INL falling to DRVL falling 5 20	50	ns
Turn-on propagation delay t <sub>DLRR</sub> C <sub>LOAD</sub> = 0nF, INL rising to DRVL rising 5 20	50	ns
CLOAD = 1nF, from 10% to 90% 7.2		ns
DRVL rise time $t_{RISE\_LS} = \frac{C_{LOAD} = 1117, \text{ from 3V to 9V}}{C_{LOAD} = 0.1 \mu \text{F, from 3V to 9V}}$	0.6	μs



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{DD} = V_{BST} - V_{SW} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ , no load at DRVH and DRVL,  $T_A = -40^{\circ}C$  to 125°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
DRVL fall time	t <sub>FALL_LS</sub>	C <sub>LOAD</sub> = 1nF, from 90% to 10%		5.5		ns
		C <sub>LOAD</sub> = 0.1µF, from 9V to 3V		0.15	0.4	μs
Switching Specifications (Floating HS-FET Gate Driver)						
Turn-off propagation delay	tohff	C <sub>LOAD</sub> = 0nF, INH falling to DRVH falling	5	20	50	ns
Turn-on propagation delay	tohrr	C <sub>LOAD</sub> = 0nF, INH rising to DRVH rising	5	20	50	ns
DRVH rise time		C <sub>LOAD</sub> = 1nF, from 10% to 90%		7.2		ns
	trise_Hs	$C_{LOAD} = 0.1 \mu F$ , (3V to 9V)		0.2	0.6	μs
DDV/II (all Care	t <sub>FALL_</sub> HS	C <sub>LOAD</sub> = 1nF, from 90% to 10%		5.5		ns
DRVH fall time		$C_{LOAD} = 0.1 \mu F$ , (9V to 3V)		0.15	0.4	μs
Switching Specifications (Matching)						
HS-FET driver turn-off to LS- FET driver turn-on time (5)	t <sub>MON</sub>			1	5	ns
LS-FET driver turn-off to HS- FET driver turn-on time (5)	tmoff			1	5	ns
Minimum input pulse width to change the output (5)	t <sub>PW</sub>				50	ns
Bootstrap (BST) diode turn-on or turn-off time (5)	<b>t</b> BST			10		ns
Thermal shutdown				165		°C
Thermal shutdown hysteresis				25		°C

#### Note:

5) Guaranteed by design.

# **TIMING DIAGRAM**





Figure 1: Timing Diagram



# **TYPICAL CHARACTERISTICS**

 $V_{DD} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = 25$ °C, unless otherwise noted.





© 2023 MPS. All Rights Reserved.



# TYPICAL CHARACTERISTICS (continued)

 $V_{DD}$  = 12V,  $V_{SS}$  =  $V_{SW}$  = 0V,  $T_A$  = 25°C, unless otherwise noted.









# TYPICAL CHARACTERISTICS (continued)

 $V_{DD} = 5V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = 25$ °C, unless otherwise noted.


# High-Level Output Voltage vs. Temperature



# Low-Level Output Voltage vs. Temperature



#### **Propagation Delay vs. Temperature**



© 2023 MPS. All Rights Reserved.




#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{DD} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = 25$ °C, unless otherwise noted.


#### **Turn-On Propagation Delay**

CLOAD = 0nF, SW is connected to ground




#### **Turn-Off Propagation Delay**

CLOAD = 0nF, SW is connected to ground




#### Gate Driver Matching (t<sub>MON</sub>)

C<sub>LOAD</sub> = 0nF, SW is connected to ground




#### Gate Driver Matching (t<sub>MOFF</sub>)

CLOAD = 0nF, SW is connected to ground




#### **Gate Driver Rise Time**

C<sub>LOAD</sub> = 1nF, SW is connected to ground



#### **Gate Driver Fall Time**

 $C_{\text{LOAD}} = 1 \text{nF}$ , SW is connected to ground






# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{DD} = 5V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = 25$ °C, unless otherwise noted.


#### **Turn-On Propagation Delay**

CLOAD = 0nF, SW is connected to ground




#### **Turn-Off Propagation Delay**

CLOAD = 0nF, SW is connected to ground




#### Gate Driver Matching (t<sub>MON</sub>)

CLOAD = OnF, SW is connected to ground




#### **Gate Driver Matching (t<sub>MOFF</sub>)**

CLOAD = 0nF, SW is connected to ground




#### **Gate Driver Rise Time**

C<sub>LOAD</sub> = 1nF, SW is connected to ground




#### **Gate Driver Fall Time**

 $C_{LOAD} = 1nF$ , SW is connected to ground





# **FUNCTIONAL BLOCK DIAGRAM**



**Figure 2: Functional Block Diagram** 



#### REFERENCE DESIGN CIRCUITS

#### **Half-Bridge Converter**

In a half-bridge converter topology, the high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET) are driven alternately with a dead time (DT) inserted between their respective on periods. INT and INL are driven with alternating signals via the pulse-width modulation (PWM) controller. The input voltage ( $V_{\text{IN}}$ ) can rise up to 100V when in a half-bridge topology (see Figure 5 in the Typical Application Circuits section on page 17).

#### **Two-Switch Forward Converter**

In a two-switch forward converter topology, the HS-FET and LS-FET start up and shutdown simultaneously. During current-mode control, the INH and INL input signals sense the output voltage ( $V_{OUT}$ ) and output current ( $I_{OUT}$ ) via a

PWM controller. The Schottky diodes clamp the power transformer's reverse swing, and should be rated for  $V_{IN}$ , which can rise up to 100V (see Figure 6 in the Typical Application Circuits section on page 17).

#### **Active-Clamp Forward Converter**

In an active-clamp forward converter topology, the HS-FET and LS-FET are driven alternately. The HS-FET and the reset capacitor ( $C_{\text{RESET}}$ ) reset the power transformer without loss.

Active-clamp forward converter topologies are optimal for duty cycles exceeding 50%. The MP1923 may not be able to operate at 100V in an active-clamp forward topology (see Figure 7 in the Typical Application Circuits section on page 17).




#### APPLICATION INFORMATION

The INH and INL input signals can be controlled independently. If both INH and INL control the HS-FET and LS-FET of the same bridge, set a sufficient DT between the low INH and INL signals (and vice versa) to avoid shoot-through. DT is the time interval between low INH and low INL. Figure 3 shows the shoot-through timing diagram.

#### **PCB Mounting**

To comply with IPC-2221 or IPC-9592 standards, conformal coating is required after mounting the device on the PCB.






Figure 3: Shoot-Through Timing Diagram

© 2023 MPS. All Rights Reserved.



#### **PCB Layout Guidelines**

Efficient PCB layout is critical for stable operation. The MP1923 is designed to accommodate negative undershoot; however, excessive undershoot can lead to unpredictable operation or damage to the IC. For the best results, refer to Figure 4 and follow the guidelines below:

- 1. Connect the HS-FET source and the LS-FET drain using a short and direct trace to avoid negative undershoot on the phase node due to parasitic inductance.
- 2. Use surface-mount N-channel MOSFETs that allow for a very short connection between the HS-FETs and LS-FETs.
- 3. Place the bootstrap capacitor (C3) and the supply bypass capacitor (C2) as close to the IC as possible.
- 4. Connect the ground side of C3 and C2 to both the GND pin and the exposed pad using multiple vias. The ground side of the capacitors are connected to a solid ground plane.

5. Route the high-current ground path between the input supply, the input bulk capacitor (C6), and the MOSFETs. Route this path away from the IC.




Figure 4: Recommended PCB Layout



## TYPICAL APPLICATION CIRCUITS




Figure 5: Typical Application Circuit (Half-Bridge Converter Topology)




Figure 6: Typical Application Circuit (Two-Switch Forward Converter Topology)






Figure 7: Typical Application Circuit (Active-Clamp Forward Converter Topology)



## **PACKAGE INFORMATION**


# QFN-10 (4mmx4mm)





#### **TOP VIEW**

**BOTTOM VIEW** 




#### **SIDE VIEW**







**DETAIL A** 



### **NOTE:**


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.


## **RECOMMENDED LAND PATTERN**



# PACKAGE INFORMATION (continued)

# QFN-8 (4mmx4mm)






**TOP VIEW** 

**BOTTOM VIEW** 



**SIDE VIEW** 



#### NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.08
  MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.


RECOMMENDED LAND PATTERN



# PACKAGE INFORMATION (continued)


#### SOIC-8






**TOP VIEW** 


**RECOMMENDED LAND PATTERN** 



**FRONT VIEW** 



**SIDE VIEW** 



**DETAIL "A"** 

#### NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.




## **CARRIER INFORMATION**

Diameter

SOIC-8





100

13in

12mm

8mm

2500

MP1923GS-Z