MP28210



Ultra-Low 500nA I_Q, Wide Input 2V to 5.5V, 1A Step-Down Regulator with 1.2mmx1.6mm CSP Package

DESCRIPTION

The MP28210 is a monolithic power management unit containing a 1A, highefficiency, step-down, switching converter. The nA quiescent current provides extremely high efficiency when the load current is within the μ A range. With a minimum input voltage as low as 2V, the MP28210 allows the system to operate directly from the battery.

The constant-on-time (COT) control scheme provides fast transient response, high light-load efficiency, and requires minimal capacitance. The regulation can be made tight by integrating an error amplifier to correct the output voltage.

The CTRL pins control the on/off and output voltage selection functions.

Fault protection features include under-voltage lockout (UVLO), over-current protection (OCP), and thermal shutdown.

The MP28210 requires a minimal number of readily-available, standard external components, and is available in a small CSP-12 (1.2mmx1.6mm) package.


FEATURES

- Ultra-Low 500nA Iq
- Wide 2.0V to 5.5V Operating Input Range
- 7 Selectable Output Voltages
- Up to 1A Output Current
- 1.5MHz Switching Frequency in Continuous Conduction Mode (CCM)
- 100% Duty Cycle in Dropout Mode
- 0.25Ω and 0.25Ω Internal Power MOSFET Switches
- Cycle-by-Cycle Over-Current Protection (OCP)
- Short-Circuit Protection (SCP) with Hiccup Mode
- Available in a CSP-12 (1.2mmx1.6mm) Package

APPLICATIONS

- Wearables
- Internet-of-Things (IoT)
- Portable Instruments
- Battery-Powered Devices


All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION

Efficiency vs. Load Current

 $V_{OUT} = 1.8V, L1 = 2.2 \mu H (DCR = 144 m \Omega)$





ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating	
MP28210GC	CSP-12 (1.2mmx1.6mm)	See Below	1	


* For Tape & Reel, add suffix –Z (e.g. MP28210GC–Z).

TOP MARKING

KDY LLL

KD: Product code of MP28210GC Y: Year code LLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

Pin #	Name	Description		
A3	VIN	Input supply voltage for the step-down switcher. Place a small decoupling capacitor as close to VIN and GND as possible.		
B1	CTRL1	Step-down switcher control signal (CTL means CTRL). Dynamically adjust the step-		
C1	CTRL2	down switcher output voltage value. Do not float the CTRL pins. When used, ensure that		
D1	CTRL2 the CTRL voltage is not below V _{IN} . If unused, tie the CTRL pin(s) to GND. So CTRL3 CTRL3 page 13 to set the buck output value.			
C3	GND	Ground.		
D3	PG	Power good indicator for the step-down switcher. PG is an open-drain output.		
B2	OUT	Output voltage sensing for the step-down switcher. Connect the load to OUT. Use an output capacitor to reduce the output voltage ripple.		
B3	SW	Switch output for the step-down switcher. SW is the drain of the internal, high-side, P-channel MOSFET. Connect the inductor to SW to complete the converter.		
A1	NC	No connection. It is recommended to connect this pin to ground.		
A2	NC	No connection. It is recommended to connect this pin to ground.		
C2	TP	Internal test point. Connect this pin to ground.		
D2	TP	Internal test point. Connect this pin to ground.		



ABSOLUTE MAXIMUM RATINGS (1)

$\begin{array}{llllllllllllllllllllllllllllllllllll$
Junction temperature

ESD Ratings

Human body model (HBM)	±2000V
Charged device model (CDM)	±1750V

Recommended Operating Conditions ⁽³⁾

Supply voltage (V _{IN})	2.0V to 5.5V
Operating junction temp (1	∫J)40°C to +125°C

Thermal Resistance θ_{JA} θ_{JC}

EV28210-C-00A ⁽⁴⁾		8.2	°C/W
CSP-12 (1.2mmx1.6mm) (5)	. 95	30	. °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on MPS demon board, 2-layer 63mmx63mm PCB.
- 5) The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.6V, T_J = -40°C to +125°C ⁽⁶⁾, typical value is tested at T_J = 25°C, the over-temperature limit is guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Buck Section						
Input voltage range	VIN		2.0		5.5	V
Buck under-voltage lockout rising threshold	Vin_uvlo_r		1.65	1.8	1.95	V
Buck under-voltage lockout threshold hysteresis	Vin_uvlo_h			150		mV
Shutdown supply current	I _{SD_25}	CTRL1/2/3 = 0V, or $EN = 0$		70		nA
Quiescent supply current	Ід_виск	No load, CTRL1/2/3 = H/H/L, OUT = 1.8V, no switching		500		nA
High-side switch on resistance	Rdson_h			0.25		Ω
Low-side switch on resistance	Rdson_L			0.25		Ω
Switch leakage current	I _{LK_SW}	CTRL1/2/3 = 0V, V _{IN} = 5.5V, V _{SW} = 0V and 5.5V, T _J = 25°C	-100	0	+100	nA
High-side current limit	I _{LIM_H}		1.3	1.5	1.7	А
Low-side switch valley sourcing current	I _{LIMV_L}		1.1			А
Low-side switch zero- crossing current	I _{ZCD}		0	20		mA
On time	ton	V _{IN} = 3.6V, V _{OUT} = 1.8V	280	330	380	ns
Minimum on time	t _{MIN_ON}			60		ns
Minimum off time	t _{MIN_OFF}			100		ns
Maximum duty cycle	DMAX		100			%
Output voltage accuracy	Vout	CTRL1/2/3 = H/H/L, $T_J = 25^{\circ}C$, $I_{OUT} = 0.1A$ CTRL1/2/3 = H/H/L, $I_{OUT} = 0.1A$,	1.782	1.800	1.818	V
		$T_J = -40^{\circ}C$ to 85°C	1.773		1.827	
Line/load regulation of buck ⁽⁷⁾		From 2.5V to 5.5V, from 0A to 1A	-1		+1	%
Internal soft-start time	tss			0.5		ms
Discharge resistance during enable off	Rdis_off			50		Ω
CTRL high logic	CTRL _H		1.2			V
CTRL low logic	CTRL∟				0.4	V
		V _{CTRL} = 3.6V		1		
CTRL input current	ICTRL	V _{CTRL} = 0V		0		nA
		$V_{EN} = 0V$		0		1
CTRL turn-on delay	t _D			300		μs



ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.6V, T_J = -40°C to +125°C ⁽⁶⁾, typical value is tested at T_J = 25°C, the over-temperature limit is guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
CTRL pull-down resistor	Rpd	Not present when CTRL is high to avoid $I_{\mbox{\scriptsize Q}}$ impact		2		MΩ
Power good threshold	PG	FB with respect to the regulation		90		%
Power good hysteresis	PG _{HYS}			10		%
Power good delay	PGTD			75		μs
Power good sink current capability	Vpg_lo	Sink 1mA			0.4	V
Power good leakage current	Ipglk	V _{PGBUS} = 1.8V			10	nA
Thermal shutdown (7)	Tsd			150		°C
Thermal hysteresis (7)	TSDHY			30		°C

Notes:


6) Not tested in production. Guaranteed by over-temperature correlation.

7) Guaranteed by engineering sample characterization.




TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 3.6V, V_{OUT} = 1.8V, L_1 = 2.2µH, C_{IN} = 10µF, C_{OUT} = 10µF, T_A = 25°C, unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.














 V_{IN} = 3.6V, V_{OUT} = 1.8V, L_1 = 2.2µH, C_{IN} = 10µF, C_{OUT} = 10µF, T_A = 25°C, unless otherwise noted.







Load Transient


IOUT = 100mA to 1000mA, 2.5A/µs

























Short-Circuit Recovery





FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP28210 is a step-down converter with an ultra-low quiescent current and a low-dropout regulator. The step-down converter has a 500nA quiescent current, allowing the MP28210 to achieve extremely high efficiency at an ultra-low load current.

Constant-On-Time Control (COT) for the Buck

The MP28210 uses constant-on-time (COT) control to implement output voltage regulation. The one-shot on timer is controlled by the input and output voltages. At different input and output voltages, the switching frequency is fairly stable (typically 1.5MHz), which helps the system design.

With COT control, the output ripple is small, and the load transient response is fast. COT control enables the use of output and input capacitors with lower capacitance. The MP28210 automatically enters pulse-skip mode when the low-side MOSFET's (LS-FET's) current reaches 0A. Pulse-skip mode helps improve light-load efficiency. The COT control scheme provides a seamless transition from pulse-width modulation (PWM) mode to pulse-frequency modulation (PFM) mode, and vice versa.

Light-Load Operation

If the load current decreases and the LS-FET's current reaches 0A, both the high-side switch (HS-FET) and LS-FET turn off. Output energy is provided by the output capacitors during this period until the output voltage drops, reaches the regulation voltage, and triggers another on pulse.

Generally, the switching frequency in PFM mode depends on the load current. The switching frequency is lower when the load current is lighter. With PFM control in light-load mode, plus the ultra-low quiescent operation current, the MP28210 can achieve the highest efficiency at an extremely light load. This helps extend the charge cycle of any battery-powered system.

When the buck works in light-load operation, it needs at least 5µs to exit light load. In light-load mode, the output voltage drops while exiting light-load mode.

Control (CTRL)

CTRL1, CTRL2, and CTRL3 control the start-up parameters and set the output voltages of the step-down regulator. When CTRL1, CTRL2, and CTRL3 are low, the MP28210's step-down switcher is disabled. If any CTRL pin is pulled high, the switcher is enabled. The output voltage is configurable, and is set based on which CTRL pin is pulled high (see Figure 1).

Step-Down Switcher							
CTRL3	CTRL2	CTRL1	OUT				
0	0	0	Disabled				
0	0	1	1.2V				
0	1	0	1.5V				
0	1	1	1.8V				
1	0	0	2.5V				
1	0	1	2.8V				
1	1	0	3.0V				
1	1	1	3.3V				

The output voltage can be configured during normal operation, and supports dynamic output voltage scaling. Do not float the CTRL pins. Any used CTRL voltage cannot be below V_{IN}, and any unused CTRL pin must be tied to GND.

Soft Start (SS)

When the converter is enabled, the internal reference is powered up. After a certain delay time, the device enters soft start (SS). The stepdown switcher output voltage ramps up to the regulation voltage in about 0.5ms.

Power Good (PG) Indicators for the Buck

The MP28210 has an open-drain output power good (PG) indicator with a maximum $R_{DS(ON)}$ below 400 Ω . PG requires a 100k Ω to 500k Ω external pull-up resistor for power good indication. This resistor can be pulled up to VIN, or tied to a CTRL pin if the CTRL voltages do not need to be adjusted dynamically.

The PG comparator is active when the device is enabled. The comparator is driven to a high impedance if the output voltage trips the PG threshold (typically 90% of the regulation voltage). It is pulled low if the output voltage falls



below the PG hysteresis threshold (typically 80% of the regulation voltage).

The output is also pulled low if the input voltage is lost or the part is disabled.

Output Discharge Function

Once the step-down regulator is disabled, it utilizes the output discharge function. This feature prevents residual charge voltages on the capacitors, which may impact a proper system start-up. When the input voltage is high and the related converters are disabled, the output discharge is active.

100% Duty Cycle Mode

When the input voltage drops below the regulation output voltage, the output voltage drops and the on time increases. Further reducing the input voltage drives the MP28210 into 100% duty cycle mode. The HS-FET is always on, and the output voltage is determined by load current multiplied by $R_{DS(ON)}$, which is determined by the HS-FET and inductor.

Current Limit

The MP28210 has an internal current limit for the step-down converter.

The HS-FET current is monitored cycle by cycle and compared to the current-limit threshold. Once the current-limit comparator is triggered, the HS-FET turns off and the LS-FET turns on, reducing the inductor current. The HS-FET cannot turn on until the LS-FET current drops below the low-side current limit.

Short Circuit and Recovery

If the buck converter's output voltage is shorted to GND, the current limit is triggered. If the current limit is triggered every cycle for 200µs, the MP28210's buck converter enters hiccup mode.

The short-circuit condition can also be triggered if the output voltage drops below 50% of the regulation output voltage as the device reaches the current limit. The buck converter disables the output power stage, discharges the output voltage, then attempts to recover after hiccup mode. If the short-circuit condition remains, the MP28210 repeats this operation until the short circuit is removed and the output voltage rises back to its regulation level.

Thermal Shutdown Circuit and Recovery

If thermal shutdown signal is triggered, the MP28210 turns off immediately. Once the temperature returns to below the thermal hysteresis threshold, the device restarts and resumes normal operation.



APPLICATION INFORMATION

Inductor Selection

Most applications work best with a 1μ H to 2.2μ H inductor. Select an inductor with a DC resistance below $200m\Omega$ to optimize efficiency.

High-frequency, switch-mode power supplies with a magnetic device introduce strong electronic magnetic inference (EMI) in the system. Unshielded power inductors should be avoided since they have poor magnetic shielding. Metal alloy or multiplayer chip power shield inductors are recommended in application since they can decrease influence effectively. Table 2 lists recommended inductors.

Table 2: Recommended Inductors

Inductance	Manufacturer P/N Package		Manufacturer	
2.2µH	DFE201612P- 2R2M	2016	Tokyo	
2.2µH	74479775222A	2012	Wurth	

For most designs, the inductance value can be calculated with Equation (1):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(1)

Where ΔI_{L} is the inductor ripple current. Choose the inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (2):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(2)

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input, as well as the switching noise from the device. Select an input capacitor with a switching frequency impedance below the input source impedance to prevent a high-frequency switching current from flowing to the input source. It is recommended to use low-ESR ceramic capacitors with X5R or X7R dielectrics due to their small temperature coefficients. For most applications, a 10μ F capacitor is sufficient.

The input capacitor requires an adequate ripple current rating since it absorbs the input switching current.

Estimate the RMS current in the input capacitor with Equation (3):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \sqrt{\frac{1 - \frac{V_{OUT}}{V_{IN}}}{V_{IN}}}$$
(3)

The worst-case scenario occurs when $V_{IN} = 2V_{OUT}$, calculated with Equation (4):

$$I_{C1} = \frac{I_{LOAD}}{2}$$
(4)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality, 0.1μ F ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(5)

Output Capacitor Selection

The output capacitor limits the output voltage ripple and ensures a stable regulation loop. Select an output capacitor with low impedance at the switching frequency. For most applications, a 10μ F capacitor is sufficient. Estimate the output voltage ripple with Equation (6):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C2}\right)$$
(6)

Where L_1 is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple.

Rev. 1.0 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



For simplification, the output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(7)

The characteristics of the output capacitor also affect the stability of the regulation system.

PCB Layout Guidelines

Designing an efficient PCB layout for the switching power supply, especially the highswitching frequency converter, is critical for stable operation. Without careful placement, the regulator could exhibit poor line or load regulation and stability issues. For the best results, refer to Figure 2 and follow the guidelines below:

- 1. Place the input capacitor as close to the IC pins as possible. This helps the high-speed step-down regulator provide clean voltage control for the chip.
- 2. Place C_{IN} close to VIN and GND to absorb noise.





Figure 2: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS






Note:

8) V_{IN} must exceed the V_{IN} under-voltage lockout (UVLO) threshold.




PACKAGE INFORMATION


CSP-12 (1.2mmx1.6mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 BALL COPLANARITY SHALL BE 0.05 MILLIMETER MAX.
 JEDEC REFERENCE IS MO-211.
 DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Diameter	Tape Width	Tape Pitch
MP28210GC-Z	CSP-12 (1.2mmx1.6mm)	3000	N/A	7in	8mm	4mm