MP44019

CrM/DCM Multi-Mode PFC Controller with Second OVP

DESCRIPTION

The MP44019 is a CrM/DCM multi-mode PFC controller that provides simple and highperformance active power factor correction using minimal external components.

The device features a very low supply current. This allows the device to achieve low standby power loss. The typical no load power loss is below 50mW.

The MP44019 reduces the switching frequency using dead time extension technology under light loads. This improves light-load efficiency.

The device achieves lower total harmonic distortion (THD) due to variable on time control in discontinuous conduction mode (DCM), when compared to conventional constant on time (COT) control.

Multi-protection functionality largely enhances the safety and reliability of the system. The MP44019 feature over-voltage protection (OVP), second OVP (OVP2), an over-current limit (OCL), over-current protection (OCP), under-voltage protection (UVP), brown-in (BI) and brownout (BO), VCC under-voltage lockout (UVLO), and over-temperature protection (OTP).

The MP44019 is available in an SOIC-8 package.

FEATURES

- Valley Turn On for Minimum Switching Loss
- Frequency Reduction to Reduce Switching Loss Under Light-Load Conditions
- Low Supply Current in Burst Mode
- Soft-On/Off Burst for Low Audible Noise
- Mains Compensation
- Improved THD
- Under-Voltage Protection (UVP)
- Over-Current Limit (OCL)
- Over-Current Protection (OCP)
- Over-Voltage Protection (OVP)
- Second Over-Voltage Protection (OVP2)
- Brown-In (BI) and Brownout (BO)
- Over-Temperature Protection (OTP)
- Open/Short Pin Protection
- Soft Start-Up
- **Enhanced Dynamic Response**
- Available in an SOIC-8 Package

APPLICATIONS

- LCD and OLED TVs
- Desktop PCs and Servers
- High-Power Supplies for Lighting
- AC/DC Adapters, Open-Frame SMPSs
- Video Game Consoles

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION

ORDERING INFORMATION

*For Tape & Reel, add suffix –Z (e.g. MP44019GS–Z).

TOP MARKING

MP44019

LLLLLLLL

MPSYWW

MP44019: Part number LLLLLLLL: Lot number MPS: MPS prefix Y: Year code WW: Week code

PACKAGE REFERENCE

PIN FUNCTIONS

ABSOLUTE MAXIMUM RATINGS (1)

ESD Ratings

Recommended Operating Conditions (3)

Thermal Resistance (4) *θJA θJC*

SOIC-8……………...................90...... 45... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_{A} . The maximum allowable continuous power dissipation at any ambient temperature is calculated by D (MAX) = $(T_J (MAX) - T_A) / \theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS (5)

VCC = 20V, T^A = TJ= -40°C to +125°C, min and max values are guaranteed by characterization, typical values are tested under 25°C, unless otherwise noted.

ELECTRICAL CHARACTERISTICS *(continued)*

VCC = 20V, T^A = T^J = -40°C to +125°C, min and max values are guaranteed by characterization, typical values are tested under 25°C, unless otherwise noted.

ELECTRICAL CHARACTERISTICS *(continued)*

VCC = 20V, T^A = T^J = -40°C to +125°C, min and max values are guaranteed by characterization, typical values are tested under 25°C, unless otherwise noted.

Notes:

5) Guaranteed by design.

6) $V_{COMPI} = (V_{COMP} - V_{COMP_L}) / 3.$

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 85 V_{AC} to 265 V_{AC} , V_{OUT} = 400 V , T_A = 25 $^{\circ}$ C, unless otherwise noted.

 V_{IN} = 85 V_{AC} to 265 V_{AC} , V_{OUT} = 400 V , T_A = 25 $^{\circ}$ C, unless otherwise noted.

Supply Voltage vs. Temperature

 V_{IN} = 85 V_{AC} to 265 V_{AC} , V_{OUT} = 400 V , T_A = 25 $°C$, unless otherwise noted.

DT Max Time vs. Temperature

OVP2 Voltage vs. Temperature

On Time vs. Temperature

 $V_{IN} = 85V_{AC}$ to 265 V_{AC} , $V_{OUT} = 400V$, $T_A = 25°C$, unless otherwise noted.

Steady State

 $V_{IN} = 85V_{AC}$ to 265 V_{AC} , $V_{OUT} = 400V$, $T_A = 25°C$, unless otherwise noted.

FUNCTIONAL BLOCK DIAGRAM

Figure 1: Functional Block Diagram

OPERATION

The MP44019 is designed to provide simple, high-performance active power factor correction (PFC) using minimal external components. CrM/DCM multi-mode allows the MP44019 to operate in transitional modes under heavy loads. Multi-mode allows the device to convert seamlessly into discontinuous conduction mode (DCM) under light loads, which maximizes operating efficiency.

The MP44019 features a very low supply current, which meets typical standby power requirements. The no-load power loss is usually below 50mW.

Start-Up and Brown-In

Figure 2 shows the typical start-up timing diagram.

As V_{CC} gradually builds up and reaches V_{CC} on (typically 10.7V) at t1, the IC is enabled. Then the IC starts to sense the brown-in condition through MAINSIN. When the sampled peak voltage exceeds V_{MAINS_BI} (typically 1V), the device starts to switch at t2. The MP44019 implements a COMP soft start-up, and the bus voltage achieves its regulation voltage at t3.

Figure 2: Start-Up and Brown-In/Brownout

Brownout Function

The AC peak voltage is continuously sensed by MAINSIN. Because the AC peak voltage falls below $V_{\text{MAINS-BO}}$ (typically 0.9V) at t4, the device continues switching until the brownout timer (typically 50ms) ends at t5. Then the IC confirms the brownout condition.

At this point, the PFC stops switching and COMP is pulled down to 0V. The device restarts with a COMP soft start if the peak MAINSIN voltage exceeds $V_{\text{MAINS-BI}}$ (typically 1V).

Enhanced Dynamic Response

The boost PFC output voltage is sensed on FB, and is compared with the internal reference (V_{RFE} , typically 2.5V) (see Figure 13 on page 19). R_{01} is recommended to be 10MΩ to minimize power consumption. R_{O2} can be calculated with Equation (1):

$$
R_{O2} = \frac{R_{O1} \times V_R}{V_{OUT} - V_R}
$$
 (1)

The voltage compensation tank is connected from COMP to GND. Proportional integral (PI) control with a high-frequency pole is typically used for compensation.

Figure 3 shows a nonlinear G_M , which achieves both excellent loop regulation in steady state and enhanced dynamic response during load transient. If the output voltage is detected with an undershoot of 4%, the gain increases to four times the normal gain. A higher gain can pull up COMP quickly and reduce the voltage drop during the load step.

Figure 3: Nonlinear G^M

If the output voltage is above or below the normal voltage with an overshoot of 4%, the gain increases to eight times the normal gain. This ensures that COMP is quickly pulled down to avoid triggering over-voltage protection (OVP).

Valley Switching

To minimize the switching loss, the MP44019 always achieves valley switching through zerocurrent detection (ZCD) under any condition, regardless of DCM or CRM. A leading edge blanking time (t_{ZCD} LEB, typically 0.3µs) is inserted to filter out the noise on ZCD after the gate turns off.

The positive voltage on ZCD must exceed V_{ZCD} $_H$ (typically 0.75V) then drop below $V_{ZCD\ L}$ (typically 0.25V) for the next trigger condition. Besides the ZCD trigger condition, the actual turn-on action should also wait for the end of the dead time extension (DTE) signal (see the Frequency Reduction function below for more details). When the DTE signal ends, and the conditions to trigger ZCD are fulfilled, the controller switches on the MOSFET after a delay time $(t_{ZCD_DELAY}, typically 150ns)$ at the minimum drain-source voltage.

The auxiliary winding turn ratio is determined by a sufficient positive voltage. $V_{AUX MIN}$ can be estimated with Equation (2):

$$
V_{AUX_MIN} = \frac{1}{2} \times (\frac{V_{OUT} - \sqrt{2} \times V_{AC_MAX}}{N} - V_F) \geq V_{ZCD_H}
$$
 (2)

Where V_F is the forward voltage of D_Z (typically 0.7V). The winding ratio (N) can then be calculated with Equation (3):

$$
N \leq \frac{V_{OUT} - \sqrt{2} \times V_{AC_MAX}}{2 \times V_{ZCD_H} + V_F}
$$
(3)

Where $V_{AC,MAX}$ is the input's maximum RMS voltage.

A restart timer-out (t_{ZCDTO} , typically 180 μ s) generates a signal to turn on the MOSFET after it switches off. This allows the MOSFET to turn on during start-up, since no valley signal can be detected on ZCD.

Figure 4 shows the internal function block, as well as its peripheral circuit.

Figure 4: ZCD Functional Block

Figure 5 shows the ZCD timing diagram.

Figure 5: ZCD Timing Diagram

Frequency Reduction Function

The MP44019 reduces the switching frequency with DTE technology under light loads. The MP44019 works in CrM under heavy loads. In CrM, the PFC's frequency increases as the load is decreased, which means the switching loss becomes dominant. The MP44019 gradually inserts a dead time (t_D) as the load becomes lighter.

Figure 6 shows how the dead time is extended when the COMP voltage drops.

Figure 6: Dead Time Extension

The maximum dead time $(t_{DEAD MAX})$ is 23µs. During this time, COMP reaches its minimum voltage and linearly approaches 0V as the internal COMP (V_{COMP}) reaches its threshold ($V_{\text{COMP C2D}}$, typically 0.38V).

With this control scheme, the system smoothly alternates between CrM and DCM as the load is gradually reduced. This means the switching frequency is automatically reduced for maximum efficiency. Figure 7 shows how the switching frequency changes in a line cycle.

Figure 7: Switching Frequency in a Line Cycle

Figure 8 shows the relationship between the switching frequency and the load.

Burst Mode Operation

Figure 9 shows a burst mode control diagram.

Figure 9: Burst Mode Control

Depending on how the COMP voltage indicates the load information, the device enters DCM. The device only enters burst mode under certain loads to improve light-load efficiency and reduce standby power loss.

As the load decreases, COMP gradually drops. When V_{COMPI} drops below V_{COMPI BOFF} (typically 60mV), switching stops with five soft-off pulses. As V_{COMPI} ramps up to V_{COMPI} BON (typically 120mV), switching resumes with five soft-on pulses. This soft-on/off control avoids abrupt inductor current changes, and attenuates the acoustic noise accordingly.

During the burst-off period, the IC shuts down most of internal block to ensure that the supply current is below I_Q (typically 180 μ A).

Improved THD

Under heavy loads, the MP44019 works in CrM. The average input current in one cycle can be estimated with Equation (4):

$$
I_{IN}(\theta) = \frac{V_{AC}(\theta)}{2 \times L} \times t_{ON}(\theta) = \frac{V_{AC}(\theta)}{R_{EQ1}}
$$
(4)

Where V_{AC} is the RMS of the line voltage, calculated with Equation (5):

$$
V_{AC}(\theta) = \sqrt{2} \times V_{AC} \times \sin(\theta)
$$
 (5)

And R_{EQ1} is the equivalent input resistor, which can be can be calculated with Equation (6):

$$
R_{EQ1} = \frac{2 \times L}{t_{ON}(\theta)}
$$
 (6)

Where $t_{ON}(\theta)$ is the on time.

Since t_{ON} (θ) is generated by an internal ramp current that is compared to the COMP voltage, t_{ON} (θ) stays constant throughout one AC line cycle. Meanwhile, R_{EQ} behaves like a resistor load. This means the average input current is proportional to V_{AC} (θ).

Along with reducing the load, the MP44019 gradually works from CrM to DCM to reduce the switching loss under light loads.

Figure 10: DCM

The average input current in one cycle can be estimated with Equation (7):

$$
I_{IN}(\theta) = \frac{V_{AC}(\theta)}{2 \times L} \times t_{ON}(\theta) \times D_C(\theta) = \frac{V_{AC}(\theta)}{R_{EQ2}}
$$
 (7)

Where R_{EQ2} can be estimated with Equation (8):

$$
R_{EQ2} = \frac{2 \times L}{t_{ON}(\theta) \times D_C(\theta)} \tag{8}
$$

And D_c can be estimated with Equation (9):

$$
D_{\rm C}(\theta) = \frac{t_{\rm ON} + t_{\rm OND}}{t_{\rm ON} + t_{\rm OND} + t_{\rm D}}
$$
(9)

A dedicated, variable on time control circuit is integrated into the device. t_{ON} can be calculated with Equation (10):

$$
t_{ON}(\theta) = \frac{\varepsilon}{D_C(\theta)}
$$
 (10)

Where ε is a constant defined by the internal parameters. R_{EQ2} can be estimated with Equation (11):

$$
R_{EQ2} = \frac{2 \times L}{\varepsilon} \tag{11}
$$

 R_{EQ2} also behaves like a resistor load, and the input average current is proportional to V_{AC} (θ).

Mains Compensation

The input power for the boost PFC converter can be calculated with Equation (12):

$$
P_{IN} = \frac{V_{AC}^2}{2 \times L} \times t_{ON}
$$
 (12)

This means that the AC transient response is suboptimal due to the square of the mains input voltage.

The COMP voltage (V_{COMP}) can be estimated with Equation (13):

$$
V_{\text{COMP}} \approx \frac{1}{V_{AC}^2} \tag{13}
$$

 V_{COMP} varies between low-line and high-line. For general designs, the burst mode load is determined by V_{COMP}. In high-line, the converter enters burst mode even under heavy loads. The audible noise is created accordingly.

To compensate for the mains input voltage influence, the MP44019 contains a square of V_{AC} compensation circuits. The AC peak voltage is sensed at MAINSIN, and is fed to the generation of the internal ramp current.

The internal COMP voltage can be estimated with Equation (14):

$$
V_{\text{COMPI}} = 4 \times L \times P_{\text{IN}} \times \frac{K_{\text{MAN}}^2}{K_{\text{RAMP}}} \tag{14}
$$

Where K_{MAIN} is the voltage divider ratio of MAINSIN, and K_{RAMP} is equal to t_{ON_LL} (typically 24µs/V).

Figure 11 shows the relationship between t_{ON} and COMP.

Over-Current Limit (OCL)

Figure 12 shows the block diagram for overcurrent limit (OCL) and over-current protection (OCP). The current is sensed by the CS pin. The device can limit the current cycle by cycle when CS exceeds V_{OCL} (0.5V).

MP44019 Rev. 1.0 MonolithicPower.com **18**

4/30/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

An LEB time ($t_{\text{OCL LEB}}$) of 300ns is applied during OCL to avoid mistriggering OCL due to a spike current raised by discharging the drain-source capacitor of the MOSFET.

Figure 12: OCL and OCP

Over-Current Protection (OCP)

A second over-current protection (OCP) is also integrated in the CS pin with a shorter LEB time $(t_{OCP~LEB})$ of 250ns. If the CS voltage exceeds V_{OCP} (typically 0.75V) for two consecutive 180us restart switching cycles, the OCP flag is triggered, and the IC stops switching. OCP is reset by an auto-recovery timer (t_{OCP-R}) of 80ms, as well as the following events: brownin, brownout, and V_{CC} UVLO. OCP only protects the device from certain faults, such as an inductor short or a bypass diode short.

Under-Voltage Protection (UVP) and Over-Voltage Protection (OVP)

The scaled-down voltage is connected to FB, which is the input of the under-voltage protection (UVP) and over-voltage protection (OVP) comparators, as well as the error amplifier.

Figure 13 shows that if the FB voltage (V_{FB}) exceeds the OVP trigger threshold (typically 2.7V), the OVP comparator shuts down the output of the gate drive circuit after a blanking time (t_{BLOVP}) of 22µs. Switching resumes when V_{FB} drops to 2.62V.

The UVP comparator shuts down if V_{FB} drops below 0.36V for a blanking time $(t_{\text{BI-UVP}})$ of 55µs. The UVP comparator's hysteresis is 40mV.

If UVP is triggered, COMP is discharged to zero, and the device's supply current is reduced to a minimum.

The UVP function can disable switching if FB is open, or if the FB feedback loop is open.

The UVP and OVP comparators values are described below:

- OVP: V_{FB} rises above 108% of V_{REF} . Normal operation resumes when VFB drops below 104% of VREF.
- UVP: V_{FB} falls below 12% of V_{REF} . Normal operation resumes when V_{FB} rises above 16% of VREF.

Second Over-Voltage Protection (OVP2)

The scaled-down voltage is connected to the OVP2 pin. A second over-voltage protection (OVP2) is used for applications with a high ripple, or for a redundant protection for open loops on the FB pin. The comparator's threshold for OVP2 is 108% of V_{REF} , with a hysteresis of 4%.

The second OVP comparator shuts down the output of the gate drive circuit after a blanking time of t_{BL_OVP2} (typically 23µs), see Figure 13.

Figure 13: FB Functional Block

Gate Driver

The IC includes a push-pull gate driver that can directly drive the MOSFET. The peak source current is 600mA, and the peak sink current capability is 1A.

APPLICATION INFORMATION

Design Requirements

Table 1 lists recommended design requirements.

Table 1: Recommended Designs

Power Stage Design

Selecting the Bridge

The diode bridge should withstand the maximum reverse input AC voltage and the maximum input current. When selecting a diode bridge, consider the maximum instantaneous voltage (the peak voltage of the line voltage) and the maximum input RMS current (the input RMS current at lowline). In addition, the package size and thermal performance should also be considered. To handle the line frequency current, use a standard. low-cost diode bridge with a slow recovery.

In this case, the maximum input RMS current can be calculated with Equation (15):

$$
I_{AC_MAX} = \frac{P_{OUT}}{\eta_{MIN} \times V_{AC_MIN}} = 3.04(A) \qquad (15)
$$

The maximum instantaneous voltage can be estimated with Equation (16):

$$
V_{IN_MAX} = \sqrt{2} \times V_{AC_MAX} = 375(V)
$$
 (16)

A standard 600V/8A bridge can be selected to provide enough margin.

Selecting the Input Capacitor

The input capacitor that is placed before the boost inductor provides a bypass path for the high switching frequency current and minimizes fluctuation on the rectified sinusoidal input voltage. In general, a voltage drop up to 10% on the input capacitor may be expected. The worstcase condition occurs when the input voltage is below its minimum threshold voltage due to a

large current ripple.

The input capacitor (C_{IN}) can be calculated with Equation (17):

$$
C_{IN} = \frac{I_{AC_MAX}}{2\pi \times f_{SW} \times r \times V_{AC_MIN}}
$$
 (17)

Where r is the coefficient (0.01 to 0.1), and f_{SW} is the switching frequency at the peak of the minimum input AC voltage.

Select a capacitor with good high-frequency performance, such as a film capacitor. For example, assume a minimum f_{SW} (e.g. 40kHz) and set r to be 0.05. Then the input capacitance can be calculated with Equation (18):

$$
C_{IN} = \frac{I_{AC_MAX}}{2\pi \times f_{SW} \times r \times V_{AC_MIN}} = 2.85 \mu F
$$
 (18)

Two 1μF film capacitors with a 450V voltage rating are recommended to act as the input capacitors because they provide high-frequency energy during the switching cycle.

Boost Inductor Design

The boost inductance value (L_{MAX}) , which is required to ensure that the maximum load can be delivered from the minimum input voltage, can be estimated with Equation (19):

$$
L_{\text{MAX}} = \frac{V_{AC_MIN}^2 \times \eta \times t_{ON_MAX}}{2 \times P_{OUT}}
$$
 (19)

The boost inductance value should be below L_{MAX}. A normal inductance is recommended to use a 60% to 70% ratio for L_{MAX} to avoid t_{ON} being $close$ to ton $Max.$

If the ratio is selected to be 60%, the actual inductance can be calculated with Equation (20):

$$
L_{\text{ACTUAL}} = \frac{V_{\text{AC_MIN}}^2 \times \eta \times t_{\text{ON_MAX}} \times \text{Ratio}}{2 \times P_{\text{OUT}}} = 182 \mu H \quad (20)
$$

The boost inductance value should exceed LMIN. To avoiding triggering over-current protection (OCP) when triggering the over-current limit (OCL), there is a delay time $(t_{CS\ DELAY})$ of 100ns, as well as a MOSFET turn-off delay.

MP44019 – CRM/DCM MULTI-MODE PFC CONTROLLER WITH SECOND OVP

The minimum boost inductance can be estimated with Equation (21):

$$
L_{\text{MIN}} = \frac{\sqrt{2}V_{\text{AC_MAX}} \times 300 \text{ns}}{V_{\text{OCP_OCL}}} \times R_{\text{CS}} = 37.5 \mu \text{H} (21)
$$

Selecting the Boost MOSFET

The voltage rating of the MOSFET is determined by the output voltage, over-voltage protection (OVP) threshold, and a margin, such that V_{DS} > $V_O + ΔV_{OVP}$. The current rating of the MOSFET is determined by the RMS value of the current flowing through the MOSFET.

 V_{DS} can be calculated with Equation (22):

$$
V_{DS} > V_{OUT} + \Delta V_{OVP} = 440V
$$
 (22)

The RMS current of MOSFET can be estimated with Equation (23):

$$
I_{\text{QRMS}} = 2\sqrt{2} \times I_{\text{AC_MAX}} \times \sqrt{\frac{1}{6} - \frac{4\sqrt{2}}{9\pi} \times \frac{V_{\text{AC_MIN}}}{V_{\text{OUT}}}} = 3A \quad (23)
$$

In addition, the MOSFET pulse-drain current should exceed the peak inductor current, calculated with Equation (24):

$$
I_{D_PULSE} > I_{LPK_MAX} = 2\sqrt{2} \times I_{AC_MAX} = 8.6A
$$
 (24)

Selecting the Boost Diode

The boost diode should have the same voltage rating as the boost MOSFET.

The average current of the output diode is the same as the output current of the PFC regulator, calculated with Equation (25):

$$
I_{\text{DAVG}} = I_{\text{OUT}} = 0.6 \text{A}
$$
 (25)

To estimate the power consumption of the diode, the RMS current can be calculated with Equation (26):

$$
I_{DRMS} = 2\sqrt{2} \times I_{AC_MAX} \times \sqrt{\frac{4\sqrt{2}}{9\pi} \times \frac{V_{AC_MIN}}{V_{OUT}}} = 1.82A (26)
$$

The boost diode must have an average and RMS current ratings that exceed I_{DAVG} and I_{DRMS}, respectively.

Diodes are available with a range of different speed and recovery charges. Fast diodes typically have higher conduction loss but lower switching loss. Slow diodes typically have lower conduction loss but higher switching loss. Maximum efficiency is achieved when the diode speed rating matches the application. In this case, a boost diode with a fast recovery is

recommended.

Selecting the Output Capacitor

When selecting an output capacitor, consider the output voltage ripple $(V_{O_RI\ PPLE})$, ripple current rating, and hold-up time.

The output ripple is a function of the effective series resistance (ESR) of the capacitor, the output voltage, and the line frequency (f_{LINE}) . The output ripple can be estimated with Equation (27):

$$
V_{\text{O_RIPPLE}} = 2x \frac{P_{\text{OUT}}}{V_{\text{OUT}}} x \sqrt{\frac{1}{(2\pi \times 2f_{\text{LINE}} \times C_{\text{OUT}})^2} + \text{ESR}^2} (27)
$$

In this case, the calculated ripple with the selected capacitor should be below 3% of the output voltage, and the ESR of the output capacitor is assumed to be 1Ω. C_{OUT} can be calculated with Equation (28):

$$
C_{\text{OUT}} \ge \frac{1}{2\pi x 2f_{\text{LINE}} \sqrt{\left(\frac{3\% \times V_{\text{OUT}}^2}{2x_{\text{PUT}}}\right)^2 - \text{ESR}^2}} = 160 \mu\text{F} \tag{28}
$$

To ensure that the error amplifier's nonlinear gain is not activated by the extremes of the output voltage ripple, the output voltage ripple amplitude should satisfy the condition calculated with Equation (29):

$$
\frac{V_{\text{O_RIPPLE}}}{V_{\text{OUT}}} \le \frac{2 \times 100 \text{mV}}{V_{\text{R}}} = 8\% \tag{29}
$$

The maximum RMS ripple current flowing in the output capacitor can be estimated with Equation (30):

$$
I_{O_RIPPLE_MAX} = \sqrt{I_{DRMS}^2 - \left(\frac{P_{OUT}}{V_{OUT}}\right)^2} = 1.72A
$$
 (30)

This current flowing into the output capacitor is made up of a switching frequency component (50Hz) and a twice-line frequency ripple component (100kHz), calculated with Equation (31) and Equation (32), respectively:

$$
I_{O_RIPPLE_50Hz} = \frac{1}{\sqrt{2}} \times \frac{P_{OUT}}{V_{OUT}} = 0.424A
$$
 (31)

$$
I_{O_RIPPLE_100KHz} = \sqrt{I_{DRMS}^2 - \frac{3}{2}x \left(\frac{P_{OUT}}{V_{OUT}}\right)^2} = 1.67A
$$
 (32)

The capacitor should be chosen so that the holdup time satisfies the relationship calculated with Equation (33):

$$
C_{OUT} = \frac{2 \cdot P_{OUT} \times t_{HOLDUP}}{n \times (v_{OUT}^2 \cdot v_{O_HOLDUP}^2)} \tag{33}
$$

Where V_{OUT} is the minimum output voltage under all normal operating conditions, and V_O HOLDUP is the required minimum operating output voltage to supply the downstream DC/DC converter when the line voltage is shut down. The maximum voltage at the output is a combination of the output voltage, output voltage ripple, and OVP threshold. Therefore, the voltage rating of the capacitor must exceed this maximum output voltage under the worst-case conditions.

In this example design, an aluminum electrolytic capacitor with a specification of 450V/180µF is recommended.

Control Circuit Design

The VCC Pin

If an external VCC power supply is not used, initiate start-up by connecting a start-up resistor to the input AC voltage. As the VCC capacitor's charge rises above the turn-on threshold through the start-up resistor, the IC begins to work.

The MP44019 requires a minimum 40µA start-up current when VCC is 9.5V. The start-up resistance can be calculated with Equation (34):

$$
R_{\text{STARTUP}} \le \frac{\sqrt{2x}V_{AC_MIN} \cdot 9.5}{I_{\text{STARTUP}}} = 2.9 M\Omega \tag{34}
$$

Since the start-up resistor causes a voltage drop between the input AC voltage and the supply voltage of the chip, use a resistor with a higher resistance to minimize the power consumption.

The FB Pin

 V_{OUT} can be set by connecting resistors to the FB pin. Output voltage regulation accuracy degrades with higher-value resistors due to the effect of the FB bias current. Ensure that the FB bias current degrades the output voltage regulation by less than 1%. Calculate the upper voltage resistor divider value with Equation (35):

$$
R_{\text{O_UPPER}} \le 1\% \times \frac{V_{\text{OUT}}}{I_{\text{O_BIAS}}} = 40 \text{M}\Omega \tag{35}
$$

Considering the power consumption, it is recommended to use three 3.3MΩ resistors in series for the FB upper voltage resistor divider.

The lower voltage resistor divider value can be calculated with Equation (36):

$$
R_{\text{O_LOWER}} = \frac{V_{\text{R}}}{V_{\text{OUT}} - V_{\text{R}}} xR_{\text{O_UPPER}} = 62.3k\Omega \qquad (36)
$$

The MAINSIN Pin

The MAINSIN voltage range (as related to the V_{AC} range) is between 1V and 3.38V. In this case, a voltage of $85V_{AC}$ can be set as the brown-in voltage. The MAINSIN voltage divider can be calculated with Equation (37):

$$
\frac{R_{\text{l_LOWER}}}{R_{\text{l_LOWER}+R_{\text{l_UPPER}}}} = \frac{V_{\text{MAINS_BI}}}{V_{\text{AC_MIN}}} = \frac{1}{120} \tag{37}
$$

Considering the power consumption, a highervalue resistor is recommended. In this scenario, it is recommended to place three 3.3MΩ resistors in series for the MAINSIN upper voltage resistor divider.

The lower voltage resistor divider value can be calculated with Equation (38):

$$
R_{I_LOWER} = \frac{R_{I_UPPER}}{120 \cdot 1} = 83.2 k\Omega
$$
 (38)

The ZCD/CS Pin

The ZCD/CS pin provides a current-sense function as well as zero-current detection (ZCD). Figure 14 shows the ZCD/CS pin connection.

Figure 14: ZCD/CS connection

CS is used for OCP and OCL. The current flowing through the MOSFET should be below the over-current limit threshold. The currentsense resistor on the CS pin can be calculated with Equation (39):

$$
R_{CS} \leq \frac{V_{\text{OCL}}}{2 \times \sqrt{2} \times I_{\text{AC_MAX}}} = 58 \text{ m}\Omega \tag{39}
$$

In this case, it is recommended to place two 100mΩ 2512 SMT resistors in parallel.

To enhance the anti-interference ability, a 1kΩ resistor is connected in series to CS. In addition, to pass the surge test, ZCD winding is connected to the ZCD/CS pin through a diode, and R_{ZCD} can be used to obtain the valley signal of the drain voltage. Generally, R_{ZCD} is designed to be equal to R4 (for example, $R_{ZCD} = R4 = 4.7k\Omega$).

A leading edge blanking time of $t_{ZCD_{LEB}}$ (typically 0.3µs) is inserted to filter out the noise ringing on ZCD winding just after gate turns off.

The auxiliary winding turn ratio can be calculated with Equation (40):

$$
N \leq \frac{V_{\text{OUT}} - \sqrt{2} \times V_{\text{AC}_{\text{MAX}}}}{2 \times V_{ZCD \cdot H} + V_F} = 9.6 \tag{40}
$$

Where $V_{AC~MAX}$ is 265 V_{AC} .

In this scenario, 26:3 is selected as the winding ratio.

If the reflected voltage on ZCD winding is below $V_{ZCD\ L}$ (typically 0.25V) after the gate turns off, the AC input voltage can be estimated with Equation (41):

$$
V_{AC_LIMIT} \geq \frac{V_{OUT} - N \times (2 \times V_{ZCD_L} + V_F)}{\sqrt{2}} = 273
$$
 (41)

Erratic switching may occur if the AC source is tuned above V_{AC_LIMIT} . In this scenario, a voltage spike exceeding 0.75V may be generated when the gate turns off. If this spike lasts for longer than t_{zcp} $_{LEB}$ (typically 0.3µs), this means that the turn-on condition is a result of this spike. The device immediately starts to counter the timer for a dead time extension while ignoring the turn-off time. Finally, this switching cycle becomes shorter than a normal cycle.

There are three recommendations to attenuate the spike. This first recommendation is to use a lower resistance for R_{zcD} and R4 (e.g. a 3k Ω resistor with a 1206 package).

A second solution is to choose a FET with a shorter turn-off delay time and turn-off time. The final recommendation is to increase the BUS voltage.

The OVP2 Pin

The second OVP voltage ($V_{OVP2} = V_{OUT} + \Delta OVP$) can be set by the OVP2 resistors. Normally, it is recommended to use three 3.3MΩ resistors in series for the upper voltage resistor dividers of OVP2.

The lower voltage resistor divider can be estimated with Equation (42):

$$
R_{O V 2} = \frac{V_{O V P 2} \times V_{F B_O V P 2}}{V_{O V P 2} \times V_{F B_O V P 2}} \times R_{O V 1} = 61 k \Omega
$$
 (42)

The COMP Pin

Based on the small signal model, the control to output voltage transfer function (resistive load) can be estimated with Equation (43):

$$
G_{\text{VC}}(s) = \frac{K_{\text{RAMP}}}{3 \times K_{\text{MAIN}}^2} \times \frac{1}{2 \times V_{\text{OUT}} \times C_{\text{OUT}} \times L} \times \frac{1}{\frac{2}{R_{\text{O}} \times C_{\text{OUT}} + s}} \quad (43)
$$

Where K_{MAIN} is the MAINSIN voltage divider ratio, and K_{RAMP} is equal to t_{ON} _{LL}.

In this scenario, G_{VC} can be calculated with Equation (44):

$$
G_{\text{VC}}(s) = \frac{4706.67}{s + 16.67} \tag{44}
$$

In addition, the voltage error amplifier is a transconductance amplifier. The voltage compensation tank is connected from COMP to GND. A Type-II compensation network is recommended. The transfer function of the transconductance amplifier can be calculated with Equation (45):

$$
G_{EA}(s) = K_{FB} x G_{M1} x \frac{1}{C_{P} x s} x \frac{\frac{1}{C_{Z} x R_{Z}} t s}{\frac{C_{Z} x C_{P}}{C_{Z} x C_{P} x R_{Z}} t s} (45)
$$

Where K_{FB} is the FB voltage divider ratio, and G_{M1} is the transconductance value (typically 105µs).

The open voltage loop transfer function can be calculated with Equation (46):

$$
G(s) = G_{\text{VC}}(s) \times G_{\text{EA}}(s) \tag{46}
$$

In this scenario, to design a high-stability voltage loop, it is recommended to make the crossover frequency 12Hz, as the phase margin must exceed 45°. 5Hz is the recommended zero value, and 50Hz should be selected as the pole with high frequency.

The value of the compensation network can be calculated with Equation (47):

$$
R_Z = \frac{1}{K_{FB} \times G_{M1}} \times 10^{-\frac{9\sqrt{C}(12)}{20}} = 28.5 \text{k}\Omega \qquad (47)
$$

Where C_Z can be estimated with Equation (48):

$$
C_Z = \frac{1}{2\pi x 5xR_Z} = 1.1 \mu F
$$
 (48)

And C_P can be estimated with Equation (49):

$$
C_{P} = \frac{1}{2\pi x 50 x R_{Z}} = 0.1 \mu F
$$
 (49)

For this compensation network, it is recommended for $R_z = 30kΩ$, $C_z = 1μF$, and $C_P = 220pF$

PCB Layout Guidelines

PCB layout is critical for stable operation and EMI performance, as the device can malfunction due to noise coupling. For the best results, refer to Figure 15 and follow the guidelines below:

- 1. Make power loop 1 and power loop 2 as small as possible.
- 2. Do not place the IC in power loop 1 or power loop 2.
- 3. Make the areas of high dV/dt junctions (e.g. the drain of the external primary MOSFET) as small as possible. Place the IC and control circuits far away from these areas.
- 4. Separate the reference ground of the IC and control signals circuit from the ground of the power loop. Then connect this signal ground to the ground of the output capacitor with a single-point junction.
- 5. Connect the VCC-to-GND capacitor close to IC.
- 6. Connect the FB-to-GND and OVP2-to-GND capacitors close to the IC.
- 7. Connect the MAINS-to-GND capacitor close to the IC. Ensure that the CS wiring does not cross MAINSIN. Otherwise, the CS noise may couple to MAINSIN and impact peak voltage sensing.
- 8. If the PFC stage is connected to a cascade DC/DC stage, separate both GNDs with an output capacitor, so that GND noises do not interfere with one another.

Figure 15: Recommended PCB Layout

Figure 16: MP44019 Typical Application Circuit

CONTROL FLOWCHART

SOIC-8

PACKAGE INFORMATION

TOP VIEW

RECOMMENDED LAND PATTERN

SIDE VIEW

FRONT VIEW

DETAIL "A"

NOTE:

- **1) CONTROL DIMENSION IS IN INCHES DIMENSION IN BRACKET IS IN MILLIMETERS. .**
- **2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION, OR GATE BURR..**
- **3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. .**
- **4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.04" INCHES MAX. .**
- 5) DRAWING CONFORMS TO JEDEC M612, VARIATION AA
- **6) DRAWING IS NOT TO SCALE. .**

CARRIER INFORMATION

