

The Future of Analog IC Technology

DESCRIPTION

The MP6530 is a gate driver IC designed for three-phase brushless DC motor driver applications. It is capable of driving three half bridges consisting of 6 N-channel power MOSFETs up to 60V.

The MP6530 integrates a regulated charge pump to generate gate drive power, and uses a bootstrap capacitor to generate a supply voltage for the high-side MOSFET driver. An internal trickle-charge circuit maintains sufficient high-side gate driver voltage even when an output is operated at 100% duty cycle.

Internal protection features include programmable short-circuit protection, overcurrent protection, adjustable dead-time control, undervoltage lockout, and thermal shutdown.

The MP6530 is available in 28-pin, 9.7mm × 6.4mm TSSOP and 4mm x 4mm QFN packages with an exposed thermal pad.

FEATURES


- Wide 5V to 60V Input Voltage Range
- Charge Pump Gate Drive Supply
- Bootstrap High-Side Driver with Trickle-Charge Circuit Supports 100% Duty Cycle Operation
- Low-Power Sleep Mode
- Programmable Short-Circuit Protection
- Over-Current Protection
- Adjustable Dead-Time Control to Prevent Shoot-Through
- Thermal Shutdown and UVLO Protection
- Fault Indication Output
- Thermally Enhanced Surface-Mount Package

APPLICATIONS

- Three-Phase Brushless DC Motors and Permanent Magnet Synchronous Motors
- Power Drills
- Impact Drivers
- E-Bike

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





Part NumberPackageTop MarkingMP6530GR*QFN-28 (4mm x 4mm)See BelowMP6530GF**TSSOP-28 EPSee Below

ORDERING INFORMATION

* For Tape & Reel, add suffix -Z (e.g. MP6530GR-Z)

** For Tape & Reel, add suffix -Z (e.g. MP6530GF-Z)

TOP MARKING (MP6530GR)

<u>MPSYWW</u> MP6530

LLLLLL


MPS: MPS prefix Y: Year code WW: Week code MP6530: Part number LLLLLL: Lot number

TOP MARKING (MP6530GF)

M<u>PSYYWW</u> MP6530 LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP6530: Part number LLLLLLLL: Lot number





ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Input Voltage (V _{IN})	0.3V to 65V
СРА	
СРВ	0.3V to 12.5V
VREG	
BSTA/B/C	
GHA/B/C	
GHA/B/C (Transient, 2µS)	8V to 70V
SHA/B/C	
SHA/B/C (Transient, 2µS)	
GLA/B/C	
LSS	
All other pins to AGND	
Continuous power dissipation (T	$r_{A} = +25^{\circ}C)$ (2)
QFN-28 (4mm x 4mm)	2.9W
TSSOP-28 EP	3.9W
Storage temperature	55°C to +150°C
Junction temperature	+150°C
Lead temperature (solder)	
ESD (Human Body Model)	

Recommended Operating Conditions ⁽³⁾

Input voltage (V _{IN})	+5V to 60V
OCREF voltage (Voc)	0.125V to 2.4V
Operating Junct. temp (T _J)	-40°C to +125°C

 Thermal Resistance
 θ_{JA}
 θ_{JC}

 QFN-28 (4mm x 4mm)
 42
 9
 °C/W

 TSSOP-28 EP
 32
 6
 °C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will produce an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 24V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply						
Input supply voltage	V _{IN}	V _{IN}			60	V
Quiescent current	۱ _۵	nSLEEP = 1, gate not switching		0.95	2	mA
	I _{SLEEP}	nSLEEP = 0			1	μA
Control Logic	•					
Input logic 'low' threshold	V _{IL}				0.8	V
Input logic 'high' threshold	VIH		2			V
Logic input current	I _{IN(H)}	$V_{IH} = 5V$	-20		20	μA
Logic input current	I _{IN(L)}	$V_{IL} = 0.8V$	-20		20	μA
nSLEEP pull-down current	I _{SLEEP-PD}			1		μA
Internal pull-down resistance	R _{PD}	All logic inputs except nSLEEP		880		kΩ
nFAULT Output (Open-Drain C	Output)		_			
Output low voltage	V _{OL}	$I_0 = 5 mA$			0.5	V
Output high leakage current	I _{OH}	$V_0 = 3.3V$			1	μA
Protection Circuits						
UVLO rising threshold	V _{IN_RISE}		3.3	3.9	4.5	V
UVLO hysteresis	V _{IN HYS}			200		mV
VREG rising threshold	V _{REG_RISE}		6.8	7.6	8.4	V
VREG hysteresis	V _{REG HYS}			0.54	1	V
VREG start-up delay	t _{REG}			700		μs
Short-Circuit Threshold		V _{OC} = 1V, T _J =25°C	0.8	1	1.2	V
Accuracy (MOSFET V_{DS})	V _{SC}	V _{OC} = 2.4V, T _J =25°C	2.18	2.4	2.62	V
OCP deglitch time	t _{oc}			3		μs
SLEEP wakeup time	t _{SLEEP}			1		ms
LSS OCP threshold	V _{LSS-OCP}		0.4	0.5	0.6	V
Thermal shutdown	T _{TSD}			150		°C

ELECTRICAL CHARACTERISTICS (continued)


 $V_{IN} = 24V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Gate Drive						
Bootstrap diode forward voltage	V	$I_D = 10 \text{mA}$			0.9	V
Bootstrap diode forward voltage	V _{FBOOT}	$I_{\rm D} = 100 {\rm mA}$			1.3	V
	V_{REG}	V _{IN} = 5.5V-60V	10	11.5	12.8	
VREG output voltage		$V_{IN} = 5V$	2xV _{IN} -1			V
Maximum source current	I _{OSO} ⁽⁵⁾			0.8		А
Maximum sink current	I _{OSI} ⁽⁵⁾			1		А
Gate drive pull-up resistance	R _{UP}	$V_{DS} = 1V$		8		Ω
HS gate drive pull-down resistance	R _{HS-DN}	$V_{DS} = 1V$	1.2		4.7	Ω
LS gate drive pull-down resistance	$R_{LS\text{-}DN}$	V _{DS} =1V	1		5.5	Ω
LS passive pull-down resistance	R_{LS-PDN}			590		kΩ
LS automatic turn-on time	t _{LS}	At ENx rising edge		1.8		μs
Charge pump frequency	f _{CP}			110		kHz
		DT open		6		μs
Dead time	t _{DEAD}	$R_{DT} = 200 k\Omega$		0.74		μs
		DT tied to GND		30		ns

NOTE:

5) Guaranteed by design - not tested in production








TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 24V, OCREF = 0.5V, R_{DT} = 200k, ENA = ENC = H, f_{PWMA} = 20kHz, T_A = 25°C, resistor + inductor load: 5 Ω + 1mH/phase with star connection, unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 24V, OCREF = 0.5V, R_{DT} = 200k, ENA = ENC = H, f_{PWMA} = 20kHz, T_A = 25°C, resistor + inductor load: 5 Ω + 1mH/phase with star connection, unless otherwise noted.







PIN FUNCTIONS

1 26 VIN Input supply voltage. Bypass to ground with a caramic capacitor. Additional bulk capacitance may be required. See Applications Information section. 2 27 CPA Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section. 4 1 VREG Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section. 5 2 BSTA Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section. 6 3 SHA High-side source connection phase A. 7 4 GHA High-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section. 10 7 SHB High-side gate drive phase B. 11 8 GHB High-side gate drive phase C. 13 10 BSTC See Applications Information section. 14 11 SHC High-side gate drive phase C. 15 12 GHC High-side gate drive phase C. <	QFN Pin #	TSSOP Pin #	Name	Description		
2 27 CPA Charge pump capacitor. See Applications Information section. 3 28 CPB See Applications Information section. Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section. 5 2 BSTA Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section. 6 3 SHA High-side gate drive phase A. 7 4 GHA Low-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section. 10 7 SHB High-side source connection phase B. 11 8 GHB High-side gate drive phase B. 13 10 BSTC Bootstrap phase C. 16 13 GLC Low-side gate drive phase C. 17 14 LSS Low-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 17 14 LSS Low-side gate drive phase C.<	1	26 VIN		Input supply voltage. Bypass to ground with a ceramic capacitor. Additional		
3 28 CPB See Applications Information section. 4 1 VREG Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section. 5 2 BSTA Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section. 6 3 SHA High-side source connection phase A. 7 4 GHA Low-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section. 10 7 SHB High-side source connection phase B. 11 8 GHB High-side gate drive phase B. 12 9 GLB Low-side gate drive phase C. 13 10 BSTC Bootstrap phase C. See Applications Information section. 14 11 SHC High-side gate drive phase C. Connect a ceramic capacitor to SHC. See Applications Information section. 14 11 SHC Bootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section. 14 11 SHC <t< td=""><td></td><td></td><td></td><td></td></t<>						
4 1 VREG Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section. 5 2 BSTA Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section. 6 3 SHA High-side source connection phase A. 7 4 GHA High-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. 10 7 SHB High-side gate drive phase B. 11 8 GHB High-side gate drive phase B. 12 9 GLB Low-side gate drive phase B. 13 10 BSTC Bootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section. 14 11 SHC High-side gate drive phase C. 15 12 GHC High-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 17 14 LS Low-side gate drive phase C. 18 15 PWMC PWM input pin for phase A. High drivers phase A high; low drivers phase A low.						
4 1 VREb Applications Information section. 5 2 BSTA Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section. 6 3 SHA High-side gate drive phase A. 7 4 GHA High-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section. 10 7 SHB High-side gate drive phase B. 11 8 GHB High-side gate drive phase B. 12 9 GLB Low-side gate drive phase C. 14 11 SHC High-side gate drive phase C. 15 12 GHC High-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 17 14 LSS Low-side gate drive phase B. 18 15 PWM input pin for phase C. High drivers phase C high; low drivers phase B low. Internal pulldown. 20 17 PWM input pin for phase B. Active high enables the gate driver for phase A. 21 18 ENC<	3	28	CPB			
5 2 BSTA See Applications Information section. 6 3 SHA High-side source connection phase A. 7 4 GHA High-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. 10 7 SHB High-side source connection phase B. 11 8 GHB High-side gate drive phase B. 12 9 GLB Low-side gate drive phase B. 13 10 BSTC Bootstrap phase C. Connect a ceramic capacitor to SHC. 14 11 SHC High-side source connection phase C. 15 12 GHC High-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 17 14 LSS Low-side gate drive phase C. 18 15 PWMC WM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown. 20 17 PWMA PWM input pin for phase A. High drivers phase A high; low drivers phase A; low disables the gate driver for phase A. Active high enables the gate driver for pha	4	1	VREG	Applications Information section.		
7 4 GHA High-side gate drive phase A. 8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. 10 7 SHB High-side source connection phase B. 11 8 GHB High-side gate drive phase B. 12 9 GLB Low-side gate drive phase B. 13 10 BSTC Bootstrap phase C. Connect a ceramic capacitor to SHC. 14 11 SHC High-side gate drive phase C. 15 12 GHC High-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 18 15 PWMC PWM input pin for phase C. High drivers phase B high; low drivers phase B low. Internal pulldown. 20 17 PWMA PWM input pin for phase A. High drivers phase A high; low drivers phase C; low disables the gate driver for phase C. Internal pulldown. 21 18 ENC Enable pin for phase B. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Internal pulldown. 22 19 <td>5</td> <td>2</td> <td>BSTA</td> <td></td>	5	2	BSTA			
8 5 GLA Low-side gate drive phase A. 9 6 BSTB Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section. 10 7 SHB High-side source connection phase B. 11 8 GHB High-side gate drive phase B. 12 9 GLB Low-side gate drive phase B. 13 10 BSTC Bootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section. 14 11 SHC High-side gate drive phase C. 15 12 GHC High-side gate drive phase C. 16 13 GLC Low-side gate drive phase C. 17 14 LSS Low-side Source Connection. 18 15 PWMC PWM input pin for phase B. High drivers phase C high; low drivers phase B low. Internal pulldown. 20 17 PWMA PWM input pin for phase C. Active high enables the gate driver for phase A low. Internal pulldown. 21 18 ENC Enable pin for phase B. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B. low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables th	6	3	SHA	High-side source connection phase A.		
96BSTB See Applications Information section.107SHBHigh-side source connection phase B.118GHBHigh-side gate drive phase B.129GLBLow-side gate drive phase B.1310BSTCBootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.1411SHCHigh-side gate drive phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side gate drive phase C.1815PWMCPWM input pin for phase C.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B2017PWMBPWM input pin for phase C. Active high enables the gate driver for phase C.;2118ENCEnable pin for phase C. Active high enables the gate driver for phase C.;2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Inter	7	4	GHA	High-side gate drive phase A.		
90BSTBSee Applications Information section.107SHBHigh-side source connection phase B.118GHBHigh-side gate drive phase B.129GLBLow-side gate drive phase B.1310BSTCBootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side gate drive phase C.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENAEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEP <td< td=""><td>8</td><td>5</td><td>GLA</td><td></td></td<>	8	5	GLA			
See Applications information section.107SHB118GHBHigh-side source connection phase B.129GLBLow-side gate drive phase B.1310BSTCBootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side gate drive phase C.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C low. Internal pulldown.1916PWMBPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2017PWMAEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.2118ENCEnable pin for phase B. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2623 <td>0</td> <td>6</td> <td>DOTD</td> <td>Bootstrap phase B. Connect a ceramic capacitor to SHB.</td>	0	6	DOTD	Bootstrap phase B. Connect a ceramic capacitor to SHB.		
118GHBHigh-side gate drive phase B.129GLBLow-side gate drive phase B.1310BSTCBootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side gate drive phase C.1815PWMCPWMI input pin for phase C. High drivers phase C high; low drivers phase C1916PWMBPWM input pin for phase A. High drivers phase B high; low drivers phase B2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protectio	9	0	0010	See Applications Information section.		
129GLBLow-side gate drive phase B.1310BSTCBootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase B1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase C, low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724	10	7	SHB	High-side source connection phase B.		
1310BSTCBootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C low. Internal pulldown.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAEnable pin for phase C. Active high enables the gate driver for phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	11	8	GHB	High-side gate drive phase B.		
1310BSTCSee Applications Information section.1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	12	9	GLB	Low-side gate drive phase B.		
1411SHCHigh-side source connection phase C.1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A2017PWMAEnce2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	12	10	DOTO	Bootstrap phase C. Connect a ceramic capacitor to SHC.		
1512GHCHigh-side gate drive phase C.1613GLCLow-side gate drive phase C.1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C low. Internal pulldown.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	15	10	6510	See Applications Information section.		
1613GLCLow-side gate drive phase C.1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C low. Internal pulldown.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	14	11	SHC			
1714LSSLow-side Source Connection.1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C low. Internal pulldown.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.		12	GHC	High-side gate drive phase C.		
1815PWMCPWM input pin for phase C. High drivers phase C high; low drivers phase C low. Internal pulldown.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	16	13	GLC	Low-side gate drive phase C.		
1813PWNICIow. Internal pulldown.1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	17	14	LSS	Low-side Source Connection.		
1916PWMBPWM input pin for phase B. High drivers phase B high; low drivers phase B low. Internal pulldown.2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	18	15	PWMC			
2017PWMAPWM input pin for phase A. High drivers phase A high; low drivers phase A low. Internal pulldown.2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Applications Information section.	19	16	PWMB			
2118ENCEnable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Applications Information section.	20	17	PWMA	PWM input pin for phase A. High drivers phase A high; low drivers phase A		
2219ENBEnable pin for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Applications Information section.	01	4.0				
2219ENBdisables the gate driver for phase B. Internal pulldown2320ENAEnable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.2421nFAULTFault indication. Open-drain output. nFAULT is logic low when in a fault condition.2522nSLEEPSleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.2623OCREFOver-current protection reference voltage input.2724DTDead time setting. Applications Information section.	21	18	ENC			
23 20 ENA disables the gate driver for phase A. Internal pulldown. 24 21 nFAULT Fault indication. Open-drain output. nFAULT is logic low when in a fault condition. 25 22 nSLEEP Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown. 26 23 OCREF Over-current protection reference voltage input. 27 24 DT Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	22	19				
24 21 nFAULT condition. 25 22 nSLEEP Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown. 26 23 OCREF Over-current protection reference voltage input. 27 24 DT Dead time setting. Applications Information section.	23	20	Enable pin for phase A. Active high enables the gate driver for phase A;			
25 22 nSLEEP Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown. 26 23 OCREF Over-current protection reference voltage input. 27 24 DT Dead time setting. Applications Information section.	24	21	nFAULT	Fault indication. Open-drain output. nFAULT is logic low when in a fa		
26 23 OCREF Over-current protection reference voltage input. 27 24 DT Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	25	22	nSLEEP	Sleep mode input. Logic low to enter low-power sleep mode; high to enable		
27 24 DT Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.	26	23	OCREF			
				Dead time setting. Connect a resistor to ground to set the dead time. See		
	28	25	GND	Ground.		



FUNCTIONAL BLOCK DIAGRAM







OPERATION

The MP6530 is a three-phase BLDC motor predriver that drives three external N-channel MOSFET half bridges, with 0.8A source and 1A sink current capability. It operates over a wide input voltage range of 5V to 60V, generating a boosted gate drive voltage when the input supply is below 12V. The MP6530 features a low-power sleep mode, which disables the device and draws a very low supply current.

The MP6530 provides several flexible functions, such as adjustable dead-time control and overcurrent protection, which allow the device to cover a wide range of applications.

Power-Up Sequence

The power-up sequence is initiated by the application of voltage to VIN pin. To initiate power-up, VIN must be above the undervoltage lockout threshold V_{UVLO} .

After power-up begins, the VREG supply starts operating. VREG must rise above V_{REG RISE} before the device becomes functional.

The power-up process takes between 1mS and 2mS, after which the MP6530 will respond to logic inputs and drive the outputs.

Gate Drive Power Supplies

Gate drive voltages are generated from the input power, VIN. A regulated charge pump doubler circuit supplies a voltage of approximately 11.5V at the VREG pin. This voltage is used for the lowside gate drive supply. The charge pump requires external capacitors between the CPA and CPB pins, and from VREG to ground.

The high side gate drive is generated by a combination of a bootstrap capacitor and an "trickle" charge internal pump. Bootstrap capacitors are charged to the VREG voltage when the low side MOSFET is turned on. This charge is then used to drive the high side MOSFET gate when it is turned on.

To keep the bootstrap capacitors charged and allow operation at 100% duty cycle, an internal "trickle" charge pump supplies a small current (about 5µA) to overcome leakages that would discharge the bootstrap capacitors.

Refer to the applications information section for details on the selection of external components.

Sleep Mode (nSLEEP Input)

Driving nSLEEP low will put the device into a low-power sleep state. In this state, all the internal circuits are disabled, and all inputs are ignored. nSLEEP has an interval pulldown, so it must be driven high for the device to operate.

When exiting sleep mode, the part will initiate the power-up sequence described above.

Input Logic

The ENx input pins controls both the high- and low-side gate drive outputs of each phase. When ENx is low, the gate drive outputs are pulled low, and the PWMx input of that phase is ignored. When ENx is high, the gate drive outputs are enabled, and the PWM input is recognized. Refer to Table 1 for the logic truth table.

Table 1: Input Logic Truth Table

ENx	PWMx	SHx
Н	Н	VIN
Н	L	GND
L	X	High impedance

Low-side Automatic Turn-on

To ensure that the bootstrap capacitor is charged enough to turn on the high-side MOSFET, each time that the ENx pin transitions from low to active high, the low-side MOSFET for that phase is turned on for a short pulse (t_{LS}) . This occurs regardless of the state of the PWMx input pin.

nFAULT

The nFAULT output pin reports to the system when a fault condition (such as an output short circuit, overcurrent, or overtemperature) is detected. nFAULT is an open-drain output, and it is driven low when a fault condition occurs. If the fault condition is released, nFAULT is pulled high by an external pull-up resistor.

Short Circuit Protection (V_{DS} Sensing)

To protect the power stage from damage due to high currents, a VDS sensing circuitry is implemented in the MP6530. The voltage drop across each MOSFET is sensed. (This voltage is proportional to the R_{DS-ON} of the MOSFET and the I_{DS} current passing through it). If this voltage exceeds the voltage supplied to the OCREF short circuit is recognized. terminal. а



In the event of a short circuit, the MP6530 disables all of the gate drive outputs. nFAULT is driven active low. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

Short circuit protection can be disabled by connection a $100k\Omega$ resistor from VREG to the OCREF pin.

Over-current Protection (OCP)

The MP6530 can implement output overcurrent protection (OCP) by monitoring the current through a low-side shunt resistor connected to the low-side MOSFETs. This resistor is connected to the LSS input pin and the low-side MOSFET source terminals. If the OCP function is not desired, the LSS pin and MOSFET source terminals should all be connected directly to ground.

If the LSS voltage (the voltage across the shunt resistor) exceeds the LSS OCP threshold voltage $V_{LSS-OCP}$, an OCP event is recognized. Once an OCP event is detected, the MP6530 will enter a latched fault state and disable all functions. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

The OCP current limit level is selected by the value of the current sense resistor at LSS pin. Refer to the applications information section for more information.

OCP protection can be disabled by connection a $100k\Omega$ resistor from VREG to the OCREF pin.

Short-circuit and OCP Deglitch Time

There is often a current spike during switching transitions, due to body diode reverse-recovery current or the distributed capacitance of the load. This current spike requires filtering to prevent it from erroneously triggering OCP. An internal fixed deglitch time (t_{OC}) blanks the output of the VDS monitor when the outputs are switched.

Dead-Time Adjustment

To prevent shoot-through in any phase of the bridge, it is necessary to have a dead time (t_{DEAD}) between a high- or low-side turn-off and the next complementary turn-on event. The dead time for all three phases is set by a single dead-time resistor (R_{DT}) between DT and ground with Equation (1):

 $t_{\text{DEAD}}(nS) = 3.7^* R(k\Omega) \tag{1}$

If DT is tied to directly to ground, an internal minimum dead time (30ns) will be applied. Leaving DT open generates approximately a 6µs dead time.

UVLO Protection

If at any time the voltage on VIN falls below the undervoltage lockout threshold V_{IN_RISE} , all circuitry in the device is disabled and the internal logic will be reset.

Operation will resume with the power-up sequence when VIN rises above the UVLO thresholds.

After power-up, if the voltage on VREG drops below the $V_{REG_{RISE}}$ threshold, the MP6530 will enter a latched fault state and disable all functions. The nFAULT pin will be driven active low. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

Thermal Shutdown

If the die temperature exceeds safe limits, the MP6530 will enter a latched fault state and disable all functions. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.



APPLICATIONS INFORMATION

VIN Input Voltage

The VIN pin supplies all power to the device. It must be properly bypassed with a capacitor to ground – see below for specific recommendations.

The normal operating range of VIN is between 5V and 60V.

VIN should never be allowed to exceed the absolute maximum ratings, even in a short term transient condition, or damage to the device may result. In some cases – especially where mechanical energy can turn a motor into a generator – it may be necessary to use some form of overvoltage protection, such as a TVS diode, between VIN and ground.

Component Selection

MOSFET selection

Correctly selecting the power MOSFETs used to drive a motor is crucial to designing a successful motor drive.

The first requirement is that the MOSFET must have a VDS breakdown voltage that is higher than the supply voltage. It is recommended that considerable margin - 10-15 volts - be added to prevent MOSFET damage from transient voltages that can be caused by parasitic inductances in the PCB layout and wiring. For example, for 24V power supply applications, MOSFETs having a breakdown voltage of 40V-60V minimum are recommended. More margin is desirable in high current applications, as the transients caused by parasitic inductances may be larger. Also, there are conditions like regenerative braking that can inject current back into the power supply; care must be taken that this does not cause an increase in the power supply voltage large enough to damage components.

The MOSFETs must be able to safely pass the current needed to run the motor. The highest current condition, which is normally when the motor is first started or stalled, needs to be supported. This is typically called the "stall current" of the motor.

Related to the current capability of the MOSFET is the rds(on). This is the resistance of the MOSFET when it is in the fully "turned on" state. The MOSFET will dissipate power proportional to the rds(on) and the motor current: $P=I^2R$. The rds(on) needs to be selected so that for the desired motor current, the heat generated in this power can be safely dissipated. In some cases, this require special PCB desian mav considerations and/or external heatsinks to be used for the MOSFETs.

Some consideration should be made for the safe operating area (SOA) of the MOSFETs in fault conditions, such as a short circuit. The IC will act quickly in the event of a short, but there is still a very short time (on the order of 3μ S) where large currents can flow in the MOSFETs while the protection circuits recognize the fault and disable the outputs.

External Capacitor Selection

The MP6530 has a unique feature in that it can provide a gate drive voltage (VREG) of 10-12V even if the input supply voltage drops as low as 5V. This gate drive voltage is generated by a charge pump inside the part, which uses external capacitors.

The charge pump flying capacitor, C_{CP} , should have a capacitance of 470nF. It needs to be rated to withstand the maximum VIN power supply voltage. An X7R or X5R ceramic capacitor is recommended. With a 470nF capacitor, VREG can output approximately 10mA when VIN is 5V. If operation below 10V is not needed, a 220nF capacitor can be used

To provide the large peak currents needed to turn on the HS MOSFET, bootstrap capacitors are used. These capacitors are charged when the output is driven low, then the charge in the bootstrap capacitor is used to turn on the HS MOSFET when the output is driven high. (Note that an internal charge pump will keep the bootstrap capacitor changed when the output is held high for an extended period).

The bootstrap capacitors are selected depending on the MOSFET total gate charge. When the HS MOSFET is turned on, the charge stored in the bootstrap capacitor is transferred to the HS MOSFET gate. As a simplified approximation, the minimum bootstrap capacitance can be



estimated as $C_{BOOT} > 8^*Q_G$, where Q_G is the total gate charge of the MOSFET in nC, and C_{BOOT} is in nF. The bootstrap capacitors should not exceed 1µF, or they may cause improper operation at start-up.

For most applications, bootstrap capacitors between 0.1μ F and 1μ F, X5R or X7R ceramic, rated for 25V minimum, are recommended.

The VREG pin requires a bypass capacitor to ground of 10μ F. This should be an X7R or X5R ceramic capacitor rated for 16V minimum.

VIN requires a bypass capacitor to ground, placed as close as possible to the device. At a minimum, a 0.1μ F X5R or X7R ceramic capacitor, rated for the VIN voltage, is recommended.

Depending on the power supply impedance and the distance between the MOSFETs and the power supply, additional bulk capacitance is usually needed. Between 47μ F and 470μ F of low ESR electrolytic capacitors are typically used.

<u>Dead Time Resistor Selection</u>

During the transition between driving an output low and high, there is a short period when neither the HS nor LS MOSFET is turned on. This period, called "dead time", is needed to prevent any overlap in conduction between HS and LS MOSFETs, which would effectively provide a short-circuit directly between the power supply and ground. This condition, referred to as "shootthrough", causes large transient currents, and can destroy the MOSFETs.


Since motors are inductive by nature, once current is flowing in the motor, it cannot stop immediately, even if the MOSFETs are turned off. This "recirculation current" continues to flow in the original direction until the magnetic field has decayed.

When the MOSFETs are turned off, this current will flow through the "body diode" which is inherent in the MOSFET device.

MOSFET body diodes have a much higher voltage drop than the MOSFET has during conduction, so there more power dissipated in body diode conduction than during the on time. Because of this, it is desirable to minimize the dead time. However, the dead time must be made large enough to guarantee under all conditions that the HS and LS MOSFETs are never turned on at the same time.

Dead time can be set over a large range, by selecting the value of the external resistor that is connected to the DT pin. Usually, a good starting point is a dead time of about 1μ S, which requires a 200k resistor on the DT pin. If faster switching and/or a high PWM frequency (over ~30kHz) is used, shorter dead time may be desirable; if switching is slowed using external gate resistors, longer dead time may be needed.

The waveform below shows about a 300nS dead time between the LS gate turn-off and the HS gate turn-on.



LSS Resistor Selection

If the voltage applied to the LSS pin ever exceeds 500mV, an overcurrent event will be recognized. The external sense resistor is sized to provide less than 500mV drop at the maximum expected motor current. For example, if a 50 m Ω resistor is used, a current of 10 amps would cause a 500mV drop, and activate the overcurrent protection.

If this function is not needed, connect LSS directly to ground.

OCREF Voltage Selection

An internal comparator compares the voltage drop across each MOSFET with a voltage that is externally provided on the OCREF input pin. This voltage is normally provided by an external resistor divider from a convenient power supply. If the drop across any MOSFET ever exceeds the voltage on the OCREF pin, a short-circuit event is recognized.

If this function is not needed, connect OCREF to VREG through a 100k resistor.




Gate Drive Considerations


The gate characteristics of the selected MOSFETs will affect how fast they will be switched and off. The gate drive outputs of the device can be connected directly to the gates of the power MOSFETs, which results in the fastest possible turn-on and turn-off times. However, it may be advantageous to add external components (resistors and/or diodes) to modify the MOSFET turn-on and turn-off characteristics.

Adding external series resistance – typically between 10 and 100 ohms – will limit the current that charges and discharges the gate of the MOSFET, which will slow down the turn-on and turn-off times. Sometimes this is desirable to control EMI and noise. Slowing the transition down too much, however, results in large power dissipation in the MOSFET during switching.


In some cases, it is desirable to have a slow turnon, but a fast turn-off. This can be implemented by using a series resistor in parallel with a diode. At turn-on, the resistor limits the current flow into the gate; at turn-off, the gate is discharged quickly through the diode.




This waveform below shows the gates of the LS and HS MOSFETs, and the phase node (output) with no series resistance. You can see that the gates transition quickly. The resulting rise time on the phase node is quite fast. Note the scale of 100nS/div.



This waveform shows the effect of adding a 100Ω series resistor between the GLA and GLH pins and the MOSFET gates. Rise time on the phase node has been slowed significantly. The scale here is 200nS/div.



This waveform shows the effect of adding a 1N4148 diode in parallel with the 100Ω resistors (with the cathode connected to the IC). You can see that the fall time of the LS gate is quite fast compared to the HS gate rise time. The phase node moves even slower, because of a longer period of time between when the LS FET is turned off, and the HS FET is turned on.



PCB Layout

Proper PCB layout is critical to the performance of MOSFET gate drivers. In particular, the connection between the HS source and LS drain needs to be as direct as possible, to avoid negative undershoot on the phase node due to parasitic inductances. The pre-driver is designed to accommodate negative undershoot, but if it is excessive, unpredictable operation or damage to the IC can result.


An example PCB layout is shown below. It uses surface mount N-channel MOSFETs, which allows very short connection between the HS and



LS MOSFETs. You can also see the use of wide copper areas for all of the high current paths.

The low-side sense resistor is composed of three resistors in parallel (R25, R26, and R27), and is connected to the input supply and LS MOSFET source terminals by wide copper areas.

Note the location of the charge pump and supply bypass capacitors, very close to the IC. The grounded side of these capacitors is connected to a ground plane, which is connected to the device ground pin and exposed pad. The highcurrent ground path between the input supply, input bulk capacitor C19, and MOSFETs is kept away from this area.





PIN 1 ID

PIN 1 ID INDEX

AREA

MARKING

PACKAGE INFORMATION

<u>0.35</u> 0.45 2.55 2.65 PIN 1 ID 22 28 SEE DETAIL A DUU 21 С 0.25 С 3.90 <u>2.55</u> 2.65 \equiv \subset 0.40 BSC \Box 15 7 С \square \square \square nnn 14 8


QFN-28 (4mm × 4mm)

TOP VIEW

3.90

4.10

BOTTOM VIEW




SIDE VIEW



PIN 1 ID OPTION B R0.25 TYP.

DETAIL A



RECOMMENDED LAND PATTERN

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.

3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.

4) DRAWING CONFORMS TO JEDEC MO-220.

5) DRAWING IS NOT TO SCALE.