# *MPQ2189*



### **4A, 2.7V to 6V, High-Efficiency, Synchronous Step-Down Converter with I<sup>2</sup>C Interface, AEC-Q100 Qualified**

### **DESCRIPTION**

The MPQ2189 is a highly integrated, highfrequency, synchronous step-down converter with an I <sup>2</sup>C interface. The MPQ2189 can support up to 4A of load current across an input voltage  $(V_{\text{IN}})$  supply range from 2.7V to 6V, with excellent load and line regulation.

Constant-frequency hysteretic mode provides an extremely fast transient response without loop compensation to achieve high efficiency under light-load conditions.

The output voltage  $(V<sub>OUT</sub>)$  can be controlled on the fly through a 3.4Mbps I<sup>2</sup>C serial interface. The output voltage  $(V_{\text{OUT}})$  range can be adjusted from 0.6V to 1.235V in 5mV steps. The  $V_{OUT}$  slew rate, switching frequency  $(f_{SW})$ , and power-save mode can be configured via the <sup>[2</sup>C interface.

Full protection features include internal soft start, over-current protection (OCP), and thermal shutdown.

The MPQ2189 requires a minimal number of readily available, standard external components, and is available in a compact QFN-14 (2.5mmx3mm) package.

### **MPQ2189 VERSION**



### **FEATURES**

- Flexible with <sup>2</sup>C Interface:
	- $\circ$  $1^2C$ -Configurable Output Voltage (V<sub>OUT</sub>) Range from 0.6V to 1.235V in 5mV **Steps**
	- $\circ$  Adjustable Switching Frequency (f<sub>SW</sub>) from 0.85MHz to 2.2MHz
	- $\circ$ <sup>2</sup>C-Compatible Interface up to 3.4Mbps
	- o Power-Save Mode Selectable via I<sup>2</sup>C
- Designed for Heavy Loads:
	- o Up to 4A Load Current
	- o Internal 40mΩ High-Side and 22mΩ Low-Side Power MOSFETs
- Additional Features:
	- $\circ$  2.7V to 6V Input Voltage (V<sub>IN</sub>) Range
	- o Internal 165µs Soft Start
	- o Power Good (PG) Indicator
	- o Current Overload and Thermal Shutdown Protection
	- o Available in a QFN-14 (2.5mmx3mm) Package
	- o Available in a Wettable Flank Package
	- o Available in AEC-Q100 Grade 1

### **APPLICATIONS**

- Automotive Infotainment Systems
- Automotive Telematics Systems
- Advanced Driver Assistance Systems (ADAS)
- Automotive Applications
- Processor Core Supplies

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



# **TYPICAL APPLICATION**







### **ORDERING INFORMATION**



\*For Tape & Reel, add suffix -Z (e.g. MPQ2189GQBE-AEC1-Z).

\*\* Moisture Sensitivity Level Rating

\*\*\*Wettable Flank

# **TOP MARKING**

# **BUH** YWW

#### LLL

BUH: Product code of MPQ2189GQBE-AEC1 Y: Year code WW: Week code LLL: Lot number



### **PACKAGE REFERENCE**



### **PIN FUNCTIONS**





### **ABSOLUTE MAXIMUM RATINGS** (1)



#### *ESD Ratings*

Human body mode (HBM) ..................Class 2 (3) Charged device mode (CDM) ........ Class C2b (4)

#### *Recommended Operating Conditions*



#### *Thermal Resistance θJA θJC*



#### **Notes:**

- 1) Absolute maximum ratings are rated under room temperature unless otherwise noted.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$  (MAX), the junction-toambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = (T<sub>J</sub> (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Per AEC-Q100-002.
- 4) Per AEC-Q100-011.
- 5) Operating junction temperatures above 125°C may be supported; contact MPS for details.
- 6) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 7) Measured on EVQ2189-QB-00A, 4-layer PCB, 2oz copper thickness, 6.35cmx6.35cm.



# **ELECTRICAL CHARACTERISTICS**

#### **VIN = 5V, T<sup>J</sup> = -40°C to +125°C, typical values refer to T<sup>J</sup> = 25°C, unless otherwise noted.**





### **ELECTRICAL CHARACTERISTICS** *(continued)*

#### $V_{IN}$  = 5V,  $T_J$  = -40°C to +125°C, typical values refer to  $T_J$  = 25°C, unless otherwise noted.



#### **Notes:**

8) Not tested in production. Guaranteed by design and characterization.



# **I/O LEVEL CHARACTERISTICS**

 $V_{IN}$  = 5V,  $T_J$  = -40°C to +125°C, typical values refer to  $T_J$  = 25°C, unless otherwise noted.





# **I <sup>2</sup>C PORT SIGNAL CHARACTERISTICS**

**VIN = 5V, T<sup>J</sup> = -40°C to +125°C, typical values refer to T<sup>J</sup> = 25°C, unless otherwise noted.**



#### **Note:**

9)  $V_{\text{cc}}$  is the I<sup>2</sup>C bus voltage, which is between 1.5V and 3.3V.

# **TYPICAL CHARACTERISTICS**

пе

 $V_{IN}$  = 5V,  $T_J$  = -40°C to +125°C, unless otherwise noted.



MPQ2189 Rev. 1.0 MonolithicPower.com **10** 3/1/2022 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

# **TYPICAL CHARACTERISTICS** *(continued)*

 $V_{IN}$  = 5V,  $T_J$  = -40°C to +125°C, unless otherwise noted.





# **TYPICAL CHARACTERISTICS** *(continued)*

 $V_{IN}$  = 5V,  $T_J$  = -40°C to +125°C, unless otherwise noted.



145

155

165

**tSS (μS)**

175

### **TYPICAL CHARACTERISTICS** *(continued)*

 $V_{IN}$  = 5V,  $T_J$  = -40°C to +125°C, unless otherwise noted.

-50 -25 0 25 50 75 100 125

**TEMPERATURE (°C)**





# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN}$  = 5V,  $V_{OUT}$  = 0.8V, L = 0.47µH,  $C_{OUT}$  = 3 x 47µF, FCCM,  $T_A$  = 25<sup>o</sup>C, unless otherwise noted.





 $V_{IN}$  = 5V,  $V_{OUT}$  = 0.8V, L = 0.47µH,  $C_{OUT}$  = 3 x 47µF, FCCM,  $T_A$  = 25°C, unless otherwise noted.







 $V_{IN}$  = 5V,  $V_{OUT}$  = 0.8V, L = 0.47µH,  $C_{OUT}$  = 3 x 47µF, FCCM,  $T_A$  = 25°C, unless otherwise noted.





 **Start-Up through VIN**   $I_{\text{OUT}} = 0A$ ú **CH3: VIN**  CH<sub>2</sub>: V<sub>OUT</sub> **CH4: IL CH1: VSW**

 $\begin{array}{c|ccccc}\n & & & & & & & \\
\hline\n & & & & & & & \\
\hline\n & 500 \text{mV} & & \text{M} & 400 \text{µs} & \text{A} & \text{Ch3} & \text{J} & 3.00 \\
\hline\n & 1.00 \text{A} & & & & & \\
\end{array}$ 









 $Ch1$ 

 $\frac{3.00 \text{ V}}{3.00 \text{ V}}$ 

% Ch2<br>% Ch4



 $V_{IN}$  = 5V,  $V_{OUT}$  = 0.8V, L = 0.47µH,  $C_{OUT}$  = 3 x 47µF, FCCM,  $T_A$  = 25°C, unless otherwise noted.





 **Shutdown through EN**   $I<sub>OUT</sub> = 0A$ **CH3: VEN** CH<sub>2</sub>: V<sub>OUT</sub> **CH4: IL CH1: VSW**  $\frac{500 \text{mV}}{1.00 \text{ A } \Omega^{8} \text{M}} \frac{1}{|A|^{2} \text{O} \text{O} \text{m}} \frac{1}{|A|^{2} \text{Ch3} \text{A}}$  $\frac{1}{3.00}$  V  $2.00$  $\mathsf{Ch2}\!\!\!\!/$  $n$ Ch4











 $V_{IN}$  = 5V,  $V_{OUT}$  = 0.8V, L = 0.47µH,  $C_{OUT}$  = 3 x 47µF, FCCM,  $T_A$  = 25°C, unless otherwise noted.





## **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram**



### **OPERATION**

The MPQ2189 is a low-voltage, 4A, synchronous step-down converter with an I <sup>2</sup>C interface. The MPQ2189 applies MPS's patented constantfrequency hysteretic control to utilize fast transient response during hysteretic control and keep the switching frequency  $(f_{SW})$  constant. No compensation is required, which simplifies the design procedure.

The MPQ2189 integrates an I<sup>2</sup>C-compatible interface that allows transfers up to 3.4Mbps. This communication interface can be used for dynamic voltage scaling with voltage steps down to 5mV, and an output voltage  $(V<sub>OUT</sub>)$  ranging between 0.6V and 1.235V. The voltage transition slew rate can also be configured.

#### **Light-Load Operation**

Under light-load conditions, the MPQ2189 has selectable forced continuous conduction mode (FCCM) and automatic pulse-frequency modulation (PFM) mode via the I <sup>2</sup>C. In FCCM, MPQ2189 switching operates with a fixed frequency, regardless of the output load current. In PFM, the MPQ2189 uses a proprietary control scheme to save power and improve efficiency. The MPQ2189 turns off the low-side MOSFET (LS-FET) when the inductor current  $(I_L)$  begins reversing. The MPQ2189 then works in discontinuous conduction mode (DCM).

#### **Enable (EN)**

When the input voltage  $(V_{\text{IN}})$  exceeds the undervoltage lockout (UVLO) threshold (typically 2.55V), the MPQ2189 can be enabled by pulling EN above 1.8V. Pull EN below 0.4V to disable the MPQ2189. The IC can also be disabled by floating EN. There is an internal 1MΩ resistor connected from EN to ground.

#### **Soft Start (SS)**

The MPQ2189 has built-in soft start (SS) that ramps up  $V_{\text{OUT}}$  at a controlled slew rate to prevent inrush current and  $V_{\text{OUT}}$  overshoot at start-up. The soft-start time  $(t_{SS})$  is about 165 $\mu$ s.

#### **Power Good (PG) Indictor**

The MPQ2189 has an open-drain output for power good (PG) indication. Connect this pin to VIN or another voltage source through a resistor (e.g. 100kΩ). When  $V_{OUT}$  is within 90% to 110%

of the regulation voltage, PG is pulled high by the external resistor.

#### **Current Limit**

Generally, the MPQ2189 has a 12.7A current limit for the high-side MOSFET (HS-FET). When the HS-FET reaches the current limit, the MPQ2189 extends the minimum off time until the current drops to 7.5A. Then the HS-FET turns on for the next switching cycle. This prevents  $I_L$  from becoming exceedingly high and damaging the components.

If the peak current limit is continuously reached several times (typically 3 to 5 times), the MPQ2189 shuts down. A new start-up cycle is required to turn on the MPQ2189 again.

#### **Thermal Protection**

The MPQ2189 employs thermal shutdown by monitoring the IC's internal junction temperature. The MPQ2189 shuts down if the junction temperature exceeds the thermal shutdown threshold (typically 170°C). After thermal shutdown, a new start-up cycle is required to turn on the MPQ2189 again.

#### **Start-Up and Shutdown**

If both  $V_{IN}$  and EN exceed their appropriate thresholds, the chip starts. The reference block starts first, generating a stable reference voltage and currents, then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries. When the internal supply rail is up, the internal circuits begin working. When the soft-start block is enabled,  $V<sub>OUT</sub>$  starts to ramp up slowly and smoothly to its set target within 165µs.

The following events shut down the chip: EN going low,  $V_{IN}$  falling below its UVLO threshold, thermal shutdown, and writing the I <sup>2</sup>C register REG01, bit D[7] to 0. In the shutdown procedure, the signaling path is blocked first to avoid any fault triggering.

#### **I <sup>2</sup>C INTERFACE**

The MPQ2189 can communicate with the core and the I <sup>2</sup>C for smart design. MPS provides a GUI and evaluation kit to configure the MPQ2189 during development. To make

configurations in application, contact an MPS FAE.

#### **I <sup>2</sup>C Address**

The MPQ2189 has an internal I <sup>2</sup>C slave address, which is 0x60 (see Table 1). Contact an MPS FAE if a different address is required.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by a 0 to indicate a write, or a 1 to indicate a read. For example, 0xC0 is a write operation, while 0xC1 is a read operation.

**Table 1: I <sup>2</sup>C Slave Address**

Hex	A7	A6	A5	A4	A3	A2	A1	
W 0xC0 <b>R</b> 0xC1								R/W
<b>Address</b>	0x60							

#### **I <sup>2</sup>C Enable**

The MPQ2189's EN pin can force the converter to start up or shut down. The EN command (REG01 VSEL, bit D[7]) in the I<sup>2</sup>C can also control the converter. If bit  $D[7] = 0$ , the converter is off. If bit  $D[7] = 1$ , the converter is on. Both the external EN and internal I<sup>2</sup>C enable bit can control the converter. The converter works only when both EN signals are high.

#### **Output Voltage Selection**

The output voltage  $(V_{\text{OUT}})$  can be configured via the I<sup>2</sup>C. V<sub>OUT</sub> cannot be changed with a traditional resistor divider because the internal circuit of the VOUT pin effects the voltage feedback loop.

The default  $V_{\text{OUT}}$  is 0.8V, but this value can be set between 0.6V and 1.235V, with 5mV steps, via the  $I^2C$ . To change  $V_{\text{OUT}}$ , set the GO bit (REG03 SYSCNTLREG2, bit [D5]) to 1. This allows  $V_{\text{OUT}}$  to be set to a value besides the default. Then set the OUTPUT\_REFENCE bits (REG01 VSEL, bits D[6:0]). Table 3 on page 22 shows the possible values for  $V_{\text{OUT}}$ .

#### **Switching Frequency**

The default switching frequency  $(f_{SW})$  is 1.25MHz, but this value can be changed based on the application. By setting the SWITCHING FREQUENCY bits (REG02  $SYSCNTLREG1$ , bits  $D[7:5]$ ),  $f_{SW}$  can be configured to be 0.85MHz, 1.11MHz, 1.25MHz, 1.67MHz, 2MHz, or 2.2MHz.

#### **Power Good (PG) Configuration**

The MPQ2189 can be set to use the PG\_LOHI function. This function can be set by the PG\_LOHI bit (REG02 SYSCNTLREG1, bit D[2]). The default value is 1, where PG senses both a positive and negative excursion of  $V_{\text{OUT}}$  from the reference. If this bit is set to 0, PG only senses a negative voltage excursion of  $V_{\text{OUT}}$  from the reference.

#### **Input Over-Voltage Protection (OVP)**

The MPQ2189 has an option to enable  $V_{IN}$  overvoltage protection (OVP). This function can be set by the VIN\_OVP bit (REG02 SYSCNTLREG1, bit D[1]). The default value is 0, which enables  $V_{IN}$  OVP. When  $V_{IN}$  exceeds 6.3V, the converter is disabled. After  $V_{IN}$  falls to 6.2V, the converter restarts. If VIN OVP is set to 1,  $V_{IN}$ OVP is disabled. The converter continues operating, even if  $V_{\text{IN}}$  exceeds its safe range.

#### **Forced Continuous Conduction Mode (FCCM)**

The MPQ2189 has automatic pulse-frequency modulation (PFM) mode and forced continuous conduction mode (FCCM). This function can be written via the MODE bit (REG02 SYSCNTLREG1, bit D[0]). The default value is 1, which selects FCCM.

#### **Output Voltage Discharge**

The MPQ2189 has a  $V_{OUT}$  discharge function. Writing the OUT-DIS bit (REG03 SYSCNTLREG2, bit D[4]) can change the output discharge mode. The default value is 0, which means  $V_{\text{OUT}}$  is discharged by its load when EN is low. Set this bit to 1 to enable  $V_{\text{OUT}}$  to be discharged by the internal pull-down resistance.

#### **Output Voltage Transition Slew Rate**

When  $V_{\text{OUT}}$  switches from low to high or from high to low, there may be different transition slew rates. There are two possible values to select through the SLEW RATE bit(REG03SYSCNTLREG2, bit D[2]). The slew rate should be set based on the application. The internal reference follows the set slew rate, but the  $V_{\text{OUT}}$  slew rate does not always follow the internal reference. Considering the output capacitor and inductor, the actual  $V_{\text{OUT}}$  slew rate should be a little slower.



#### **Fault Indicator and Diagnostics**

The MPQ2189 provides diagnostics for different fault conditions. For example, the PG pin is pulled high at normal operation, and any fault or warning pulls PG low to indicate a fault status (see Table 2).

The MPQ2189 also has dedicated register bits that serve as fault flags and device status indicators for system diagnostics.

Table 3 shows the  $V_{OUT}$  chart.



#### **Table 2: Operation Status**

#### **Table 3: Output Voltage Chart**





# **REGISTERS MAP AND DESCRIPTION**

#### **REGISTER MAP**



**Note:**

10) The burst write cannot be on REG03.

#### **DEFAULT REGISTER VALUES**



#### **REGISTER DESCRIPTION**

#### **REG00: Status**



#### **REG01: VSEL**





#### **REG02: SYSCNTLREG1**



#### **REG03: SYSCNTLREG2**



#### **REG04: ID1**



#### **REG05: ID2**



### **APPLICATION INFORMATION**

#### **Selecting the Inductor**

An inductor must supply a constant current to the output load while being driven by the switching input voltage. A larger-value inductor results in less ripple current and a lower output voltage ripple. However, larger-value inductors are physically larger, have a higher series resistance, and a lower saturation current.

A good rule to determine the inductance is to allow the inductor's peak-to-peak ripple current to be approximately 30% of the maximum switch current limit. Ensure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated with Equation (1):

$$
L1 = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})
$$
 (1)

Where  $V_{\text{OUT}}$  is the output voltage,  $V_{\text{IN}}$  is the input voltage, f<sub>SW</sub> is the switching frequency, and ∆I<sub>L</sub> is the peak-to-peak inductor ripple current.

Choose an inductor that does not saturate under the maximum inductor peak current. The peak inductor current can be estimated with Equation  $(2)$ :

$$
I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \tag{2}
$$

Where I<sub>LOAD</sub> is the load current.

#### **Selecting the Input Capacitor**

The step-down converter's input current is discontinuous, and a capacitor is required to supply the AC current to the converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors are recommended, but tantalum or low-ESR electrolytic capacitors are sufficient.

For simplification, choose an input capacitor with a RMS current rating greater than half of the maximum load current. The input capacitor  $(C_{\text{IN}})$ can be electrolytic, tantalum, or ceramic.

When using electrolytic or tantalum capacitors, a small, high-quality ceramic capacitor (e.g. 0.1μF) should be placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge in order to prevent an excessive input voltage ripple The input voltage ripple caused by capacitance can be calculated with Equation (3):

$$
\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \tag{3}
$$

#### **Selecting the Output Capacitor**

An output capacitor  $(C_{\text{OUT}})$  is required to maintain the DC output voltage. Ceramic, tantalum, or low-ESR electrolytic capacitors are recommended. Low-ESR capacitors keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (4):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}\right)
$$
 (4)

Where L is the inductor value, and RESR is the equivalent series resistance (ESR) value of  $C<sub>OUT</sub>$ 

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be calculated with Equation (5):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \tag{5}
$$

When using tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be estimated with Equation (6):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}} \quad (6)
$$



#### **PCB Layout Guidelines** (11)

Efficient PCB layout is critical for stable operation. For the best results, refer to Figure 2 and follow the guidelines below:

- 1. Keep the switching current path short.
- 2. Minimize the loop area formed by the input capacitor, high-side MOSFET, and low-side MOSFET.
- 3. Place the input capacitor as close to VIN as possible.
- 4. Ensure that all feedback connections are short and direct.
- 5. Make the trace between VOUT and the output capacitor as short as possible.
- 6. Route SW away from sensitive analog areas, such as the output.
- 7. Connect IN, SW, and GND to large copper areas to cool the chip, and improve thermal performance and long-term reliability.



**Top Layer**



**Mid-Layer 1**



**Mid-Layer 2**



**Bottom Layer Figure 2: Recommended PCB Layout**

#### **Notes:**

<sup>11)</sup> The recommended PCB layout is based on Figure 3 on page 27.



# **TYPICAL APPLICATION CIRCUIT**



**Figure 3: Typical Application Circuit (fSW = 1.25MHz, VOUT = 0.8V, FCCM)**



### **PACKAGE INFORMATION**





TOP VIEW



 $\frac{0.80}{1.00}$ 0.20 RE  $\frac{10}{0}$ 







#### NOTE:

**1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 3) JEDEC REFERENCE IS MO-220.**

**4) DRAWING IS NOT TO SCALE.**



## **CARRIER INFORMATION**





