# **MPQ4425B**



High-Efficiency, 1.5A, 36V, 400kHz, Synchronous, Step-Down, LED Driver, AEC-Q100 Qualified

## **DESCRIPTION**

MPQ4425B The is high-frequency, а synchronous, rectified, step-down, switch-mode white LED driver with built-in power MOSFETs. It offers a compact solution to achieve a 1.5A of continuous output current with excellent load and line regulation over a wide input supply range. Synchronous mode operation ensures high efficiency, while current mode operation provides fast transient responses and eases loop stabilization. Additional features include over-current protection (OCP) and thermal shutdown (TSD).

This device requires a minimal number of readily available, external components, and is available in space-saving QFN-13 (2.5mmx3mm) and TSOT23-8 packages.

## **FEATURES**


- Wide 4V to 36V Operating Input Range
- $85m\Omega/50m\Omega$  Low R<sub>DS(ON)</sub> Internal Power **MOSFETs**
- High-Efficiency Synchronous Mode Operation
- Default 400kHz Switching Frequency
- PWM Dimming (Min 100Hz Dimming Frequency)
- Forced CCM Mode
- 0.2V Reference Voltage
- Internal Soft Start
- Fault Indication for LED Short, Open, and Thermal Shutdown
- Over-Current Protection (OCP) with Valley-**Current Detection**
- Thermal Shutdown
- CISPR25 Class 5 Compliant
- Available in QFN-13 (2.5mmx3mm) and TSOT23-8 Packages
- Available in AEC-Q100 Grade 1

## **APPLICATIONS**

Automotive LED Lighting

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS," the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION



#### Efficiency vs. Input Voltage $V_{LED} = 6.4V$ 96 94 92 **EFFICIENCY** 90 88 ILED=1.5A 86 ILED=1A ILED=0.8A 84 ILED=0.5A 82 36 16 20 24 28 32 INPUT VOLTAGE (V)



## ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating**	
MPQ4425BGJ-AEC1***	TSOT23-8			
MPQ4425BGQB-AEC1	QFN-13 (2.5mmx3.0mm) See Below		Level 1	
MPQ4425BGQBE-AEC1****	QFN-13 (2.5mmx3.0mm)			

\* For Tape & Reel, add suffix –Z (e.g. MPQ4425BGJ-AEC1–Z).

\*\* Moisture Sensitivity Level Rating

\*\*\* Under Qualification

\*\*\*\*Wettable Flank

## **TOP MARKING (MPQ4425BGJ-AEC1)**

BHQY

BHQ: Product code of MPQ4425BGJ-AEC1

Y: Year code

# **TOP MARKING (MPQ4425BGQB-AEC1)**

**BFM** 

YWW

LLL

BFM: Product code of MPQ4425BGQB-AEC1

Y: Year code WW: Week code LLL: Lot number

# **TOP MARKING (MPQ4425BGQBE-AEC1)**

BFQ

YWW


LLL

BFQ: Product code of MPQ4425BGQBE-AEC1

Y: Year code WW: Week code LLL: Lot number



# **PACKAGE REFERENCE**



## **PIN FUNCTIONS**

QFN-13 Pin #	TSOT23-8 Pin #	Name	Description	
1, 2	2	IN	<b>Supply voltage.</b> The MPQ4425B operates from a 4V to 36V input rail. C <sub>IN</sub> is required to decouple the input rail. Connect using a wide PCB trace.	
3		NC	Do not connect.	
4	1	/FAULT	<b>Fault indicator.</b> Open-drain output. Pulled low during LED short circuit, open circuit, or thermal shutdown.	
5	6	EN/DIM	<b>Enable/dimming control.</b> Pull EN high to enable the device. Apply a 100Hz to 2kHz external clock to the EN/DIM pin for PWM dimming.	
6	8	FB	LED current feedback input.	
7	7	VCC	Internal bias supply. Decouple VCC with a $0.1\mu F$ to $0.22\mu F$ capacitor. The capacitance should not exceed $0.22\mu F$ .	
8		AGND	<b>Analog ground.</b> Reference ground of the logic circuit. AGND is connected to PGND internally. It is not necessary to externally connect AGND and PGND, but it is recommended for improved ground connection.	
9	3	SW	Switch output. Connect using a wide PCB trace.	
10	5	BST	<b>Bootstrap.</b> Requires a capacitor connected between the SW and BST pins to form a floating supply across the high-side switch driver. A $20\Omega$ resistor placed between the SW and BST capacitors is strongly recommended to reduce SW spike voltage.	
11, 12, 13	4	PGND	<b>Power ground.</b> PGND is the reference ground of the power device, and requires careful consideration during PCB layout. For optimal results, connect PGND with copper pours and vias.	



ABSOLUTE MAXIMUM F	RATINGS (1)
Supply voltage (V <sub>IN</sub> )	$^{3}$ V to $^{3}$ V to $^{4}$ N + 0.3V $^{4}$ N + 6V $^{4}$ N + 6V $^{4}$ N + 6V $^{6}$ N + 2.08W $^{4}$ N = 2.08W $^{4}$ N + 1.25W $^{4}$ N + 2.08°C
Electrostatic Discharge (ESI	D)
HBM (human body model) CDM (charged device model)	
Recommended Operating C	onditions
Supply voltage $(V_{IN})$ LED current $(I_{LED})$ Operating junction temp $(T_J)^{(4)}$	Up to 1.5A
-4	10°C to +125°C

Thermal Resistance	$oldsymbol{ heta}$ JA	$oldsymbol{ heta}$ JC
QFN-13 (2.5mmx3mm) JESD51-7 <sup>(5)</sup> EVQ4425B-QB-00A <sup>(6)</sup>		
<i>TSOT</i> 23-8 JESD51-7 <sup>(5)</sup> EVQ4425B-J-00A <sup>(6)</sup>		

#### **Notes**

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- For details on the EN/DIM pin's ABS MAX ratings, see the Enable Control section on page 16.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation causes excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Operation of the device at a junction temperature up to 150°C is possible; contact MPS for details.
- 5) Measured on JESD51-7, 4-layer PCB. The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages and can't be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- Measure on MPS standard EVB of MPQ4425B, 4-layer PCB, 64mmx64mm.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to +125°C,  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I <sub>IN</sub>	$V_{EN} = 0V$		12		μA
Supply current (quiescent)	ΙQ	V <sub>EN</sub> = 2V, V <sub>FB</sub> = 1V, no switching		0.6	1	mA
HS switch on resistance	HS <sub>RDS-ON</sub>	V <sub>BST-SW</sub> = 5V		85	150	mΩ
LS switch on resistance	LS <sub>RDS-ON</sub>	Vcc = 5V		50	105	mΩ
Switch leakage	SW <sub>LKG</sub>	$V_{EN} = 0V, V_{SW} = 12V$			2	μA
Current limit (7)	ILIMIT	Under 40% duty cycle	3.6	5.7	7.8	Α
Reverse current limit				3.5		Α
Oscillator frequency	f <sub>SW</sub>	$V_{FB} = 100 \text{mV}$	300	400	500	kHz
Maximum duty cycle	D <sub>MAX</sub>	V <sub>FB</sub> = 100mV	92	95		%
Minimum on time (7)	ton_min			46		ns
Facility and south and		T <sub>J</sub> = 25°C	192	200	208	mV
Feedback voltage	V <sub>FB</sub>	T <sub>J</sub> = -40°C to +125°C	184	200	216	
Feedback current	I <sub>FB</sub>	V <sub>FB</sub> = 250mV		30	100	nA
EN rising threshold	V <sub>EN_RISING</sub>		1.1	1.45	1.8	V
EN falling threshold	VEN_FALLING		0.7	1	1.3	V
EN threshold hysteresis	V <sub>EN_HYS</sub>			450		mV
EN in part or sweet		V <sub>EN</sub> = 2V		5	10	μA
EN input current	I <sub>EN</sub>	V <sub>EN</sub> = 0		0	0.2	μA
EN turn-off delay	EN <sub>td-off</sub>		10	25	50	ms
VIN under-voltage lockout rising threshold	INUV <sub>∨th</sub>		3.2	3.5	3.8	V
VIN under-voltage lockout falling threshold			2.8	3.1	3.5	V
VIN under-voltage lockout threshold hysteresis	INUV <sub>HYS</sub>			400		mV
Over-voltage detection (/FAULT pulled low)	FT <sub>Vth-Hi</sub>			140%		V <sub>FB</sub>
Over-voltage detection hysteresis				20%		V <sub>FB</sub>
/FAULT delay	FT <sub>Td</sub>			10		μs
/FAULT sink current capability	V <sub>FT</sub>	Sink 4mA			0.4	V
/FAULT leakage current	I <sub>FT-LEAK</sub>				100	nA
VCC regulator	Vcc	Icc = 0mA	4.6	4.9	5.2	V
VCC load regulation		I <sub>CC</sub> = 5mA		1.5	4	%
Soft-start time (7)	tss	$I_{LED}$ = 1.5A, L = 6.8 $\mu$ H, load = 2 series LED, $I_{LED}$ from 10% to 90%		0.9		ms
Thermal shutdown (7)			150	170		°C
Thermal hysteresis (7)				30		°C


#### Note:

7) Derived from bench characterization. Not tested in production.




# **TYPICAL CHARACTERISTICS**







## Quiescent Current vs. Temperature




# VIN UVLO Threshold vs. Temperature




Switching Frequency vs. Temperature



# HS-FET On Resistance vs. Temperature





LS-FET On Resistance vs. Temperature





# TYPICAL CHARACTERISTICS (continued)









## TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.


# CISPR25 Class 5 Peak Conducted Emissions 150kHz to 108MHz




# CISPR25 Class 5 Average Conducted Emissions 150kHz to 108MHz




# CISPR25 Class 5 Peak Radiated Emissions 150kHz to 30MHz




# CISPR25 Class 5 Average Radiated Emissions 150kHz to 30MHz



## CISPR25 Class 5 Peak Radiated Emissions Horizontal, 30MHz to 200MHz




## CISPR25 Class 5 Average Radiated Emissions Horizontal, 30MHz to 200MHz






 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.


#### CISPR25 Class 5 Peak Radiated Emissions Vertical, 30MHz to 200MHz




# CISPR25 Class 5 Average Radiated Emissions Vertical, 30MHz to 200MHz




# CISPR25 Class 5 Peak Radiated Emissions






# CISPR25 Class 5 Average Radiated Emissions

Horizontal, 200MHz to 1GHz




# **CISPR25 Class 5 Peak Radiated Emissions**

Vertical, 200MHz to 1GHz




# **CISPR25 Class 5 Average Radiated Emissions**


Vertical, 200MHz to 1GHz






 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.






## **Current Limit vs. Duty**






 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.






 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.



© 2019 MPS. All Rights Reserved.





 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.





 $V_{IN}$  = 12V,  $V_{LED+}$  -  $V_{LED-}$  = 2 x 3.2V @  $I_{LED}$  = 1.5A, L = 10 $\mu$ H,  $f_{SW}$  = 400kHz, with EMI filters,  $T_A$  = 25°C, unless otherwise noted.







# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



## **OPERATION**

The MPQ4425B is a high-frequency, synchronous, rectified, step-down, switch-mode white LED driver with built-in power MOSFETs. It offers a compact solution to achieve 1.5A of continuous output current with excellent load and line regulation over a 4V to 36V input supply range.

The device operates in a fixed-frequency, peak current control mode to regulate the output current. An internal clock initiates a PWM cycle. The integrated high-side power MOSFET turns on and remains on until its current reaches the value set by the COMP voltage ( $V_{\text{COMP}}$ ). When the power switch is off, it remains off until the next clock cycle starts. If the power MOSFET's current does not reach the value set by  $V_{\text{COMP}}$  within 95% of one PWM period, the power MOSFET turns off.

## **Internal Regulator**

The 4.9V internal regulator powers most of the internal circuitries. This regulator takes the  $V_{IN}$  input and operates in the full  $V_{IN}$  range. When  $V_{IN}$  exceeds 4.9V, the regulator's output is in full regulation. When  $V_{IN}$  falls below 4.9V, the output decreases following  $V_{IN}$ . A 0.1 $\mu$ F decoupling ceramic capacitor is required at the pin.

#### **CCM Operation**

Continuous conduction mode (CCM) ensures that the part works with a fixed frequency from a no-load to a full-load range. An advantage of CCM is its controllable frequency and lower output ripple at light load.

#### Frequency Foldback

Frequency foldback initiates during soft start and short-circuit protection.

#### **Error Amplifier (EA)**

The error amplifier compares the FB pin voltage to the internal 0.2V reference ( $V_{REF}$ ), and outputs a current proportional to the difference between the two values. This output current charges or discharges the internal compensation network to form  $V_{COMP}$ , which controls the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

## **Enable Control (EN)**

EN/DIM is a control pin that turns the regulator on and off. Drive EN/DIM high to turn on the regulator; drive EN/DIM low to turn it off. An internal resistor from EN/DIM to GND allows EN/DIM to be floated and shut down the chip.

EN/DIM is clamped internally using a 6.5V series Zener diode (see Figure 2). Connecting the EN/DIM input through a pull-up resistor to the voltage on  $V_{IN}$  limits the EN input current below 100μA. For example, with 12V connected to  $V_{IN}$ ,  $R_{PULLUP} \ge (12V - 6.5V) \div 100μA = 55kΩ$ .

Directly connecting EN/DIM to a voltage source without a pull-up resistor requires limiting the amplitude of the voltage source to ≤6V to prevent damage to the Zener diode.




Figure 2: 6.5V Zener Diode Connection

If EN/DIM is driven low for longer than 25ms, the IC shuts down.

#### **PWM Dimming**

Apply an external 100Hz to 2kHz PWM waveform to the EN/DIM pin for PWM dimming. The average LED current is proportional to the PWM duty. The minimum amplitude of the PWM signal is 1.8V. If a dimming signal is applied before the chip starts up, the dimming signal's on time must be longer than 2ms to ensure soft start finishes and the output current can be built. If a dimming signal is applied after soft start finishes, the 2ms time limit is not required.

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the output voltage of the internal regulator (VCC).



## **Internal Soft Start (SS)**

The soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage ( $V_{SS}$ ). When  $V_{SS}$  is below the internal reference ( $V_{REF}$ ),  $V_{SS}$  overrides  $V_{REF}$ , and the error amplifier uses  $V_{SS}$  as the reference. When  $V_{SS}$  exceeds  $V_{REF}$ , the error amplifier uses  $V_{REF}$  as the reference.

#### **Fault Indicator**

The MPQ4425B has fault indication. The /FAULT pin is the open drain of a MOSFET. It should be connected to VCC or another voltage source through a resistor (e.g.  $100k\Omega$ ). The /FAULT pin is pulled high at normal operation, but during LED short circuit, open circuit, or thermal shutdown, it is pulled down to indicate a fault status.

#### **Over-Current Protection (OCP)**

The device has cycle-by-cycle, peak current limit protection with valley-current detection. The inductor current is monitored during the high-side MOSFET (HS-FET) on state. If the inductor current exceeds the current limit value set by the COMP high-clamp voltage, the HS-FET turns off. The low-side MOSFET (LS-FET) turns on to discharge the energy, and the inductor current decreases.

Even though the internal clock pulses high, the HS-FET remains off unless the inductor valley current falls below a certain current threshold (the valley current limit). If the inductor current does not drop below the valley current limit when the internal clock pulses high, the HS-FET misses the clock, and the switching frequency decreases to half the nominal value. The peak and valley current limits keep the inductor current from running away during an overload or short-circuit condition.

#### Thermal Shutdown (TSD)

Thermal shutdown prevents the chip from operating at high temperatures. When the die temperature exceeds 170°C, the entire chip shuts down. When the temperature drops below its lower threshold (typically 140°C), the chip turns on.

## Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection, with a rising threshold of 2.2V and hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by  $V_{\text{IN}}$  through D1, M1, C3, L1, and C4 (see Figure 3).

If  $V_{\text{IN}}$  -  $V_{\text{SW}}$  exceeds 5V, U1 regulates M1 to maintain a 5V BST voltage across C4. As long as  $V_{\text{IN}}$  is sufficiently higher than SW, the bootstrap capacitor can be charged.

When the HS-FET is on,  $V_{IN} \approx V_{SW}$ , so the bootstrap capacitor cannot be charged. When the LS-FET is on,  $V_{IN}$  -  $V_{SW}$  reaches its maximum for fast charging. When there is no inductor current,  $V_{SW} = V_{OUT}$ , so the difference between  $V_{IN}$  and  $V_{OUT}$  can charge the bootstrap capacitor. It is recommended to place a  $20\Omega$  resistor between the SW and BST capacitors to reduce SW spike voltage.




Figure 3: Internal Bootstrap Charging Circuit

#### Start-Up and Shutdown

If  $V_{\text{IN}}$  and EN exceed their thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip:  $V_{\text{IN}}$  low, EN low, and thermal shutdown. During the shutdown procedure, the signaling path is first blocked to avoid any fault triggering.  $V_{\text{COMP}}$  and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



#### APPLICATION INFORMATION

## **Setting the Output Current**

The output current is set by the external resistor  $R_{FB}$  (see Figure 4).




Figure 4: Feedback Network

When the feedback reference voltage is 0.2V,  $I_{LED}$  can be calculated with Equation (1):

$$I_{LED} = \frac{0.2V}{R_{FB}} \tag{1}$$

 $R_{\rm T}$  sets the loop bandwidth, and a lower  $R_{\rm T}$  correlates with a higher bandwidth. However, a high bandwidth may lead to an insufficient phase margin, resulting in an unstable loop. An optimal  $R_{\rm T}$  value is required to make a tradeoff between the bandwidth and phase margin. Table 1 lists the recommended feedback resistor and  $R_{\rm T}$  values for common output with a 1 or 2 series LED.

**Table 1: Resistor Selection for Common Output** 

I <sub>LED</sub> (A)	$R_{FB}$ (m $\Omega$ )	$R_T$ (k $\Omega$ )
0.5	400 (1%)	200
1	200 (1%)	150
1.5	133 (1%)	100

#### **Selecting the Input Capacitor**

The step-down converter has a discontinuous input current, and it requires a capacitor to supply the AC current to the converter to maintain the DC input voltage. For optimal performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and small temperature coefficients.

For most applications, use a  $4.7\mu\text{F}$  to  $10\mu\text{F}$  capacitor. It is recommended to use another, lower-value capacitor (e.g.  $0.1\mu\text{F}$ ) with a small package size (0603) to absorb high-frequency switching noise. Place the secondary capacitor as close to the IN and GND pins as possible.

Since  $C_{IN}$  absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (2):

$$I_{CIN} = I_{LED} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (2)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (3):

$$I_{CIN} = \frac{I_{LED}}{2} \tag{3}$$

Choose an input capacitor with an RMS current rating greater than half the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (4):

$$\Delta V_{IN} = \frac{I_{LED}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (4)

## **Selecting the Output Capacitor**

The output capacitor maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. Use low-ESR capacitors to maintain low output voltage ripple. The output voltage ripple can be estimated with Equation (5):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}}) (5)$$

Where L is the inductor value, and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency. The capacitance causes the majority of the output voltage ripple.



The output voltage ripple can be estimated with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (6)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be estimated with Equation (7):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (7)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4425B can be optimized for a wide range of capacitance and ESR values.

#### Selecting the Inductor

For most applications, a 4.7µH to 22µH inductor with a DC current rating at least 25% higher than the maximum load current is recommended. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage. However, inductors with a larger value inductor also have a larger physical size, higher series resistance, and lower saturation current. To determine the inductor value, set the inductor ripple current to about 30% of the maximum load current. The inductance value can be then be calculated with Equation (8):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{I}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (8)

Where  $\Delta I_L$  is the peak-to-peak inductor ripple current.

Make the inductor ripple current about 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (9):

$$I_{LP} = I_{LED} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (9)

#### V<sub>IN</sub> UVLO Setting

The MPQ4425B has an internal, fixed undervoltage lockout (UVLO) threshold. The rising threshold is about 3.5V, while the falling threshold is about 3.1V. If the application requires a higher UVLO point, place an external resistor divider between the IN and EN/DIM pins to raise the equivalent UVLO threshold (see Figure 5).




Figure 5: Adjustable UVLO using EN divider

The UVLO threshold can be calculated with Equation (10) and Equation (11):

$$INUV_{RISING} = \left(1 + \frac{R_{UP}}{400k\Omega//R_{DOWN}}\right) \times V_{EN\_RISING}$$
 (10)

$$INUV_{FALLING} = \left(1 + \frac{R_{UP}}{400k\Omega//R_{DOWN}}\right) \times V_{EN\_FALLING}$$
 (11)

Where  $V_{\text{EN\_RISING}} = 1.45\text{V}$ ,  $V_{\text{EN\_FALLING}} = 1\text{V}$ . When choosing  $R_{\text{UP}}$ , ensure it is high enough to limit the current flow into the EN/DIM pin to less than  $100\mu\text{A}$ .

#### **BST Resistor and External BST Diode**

A  $20\Omega$  resistor is recommended in series with the BST capacitor to reduce the SW spike voltage. Higher resistance improves SW spike reduction, but compromises efficiency.

An external BST diode enhances the regulator's efficiency when the duty cycle is high (>65%). A power supply (typically VCC or  $V_{\text{OUT}}$ ) between 2.5V and 5V can power the external bootstrap diode (see Figure 6).







Figure 6: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended BST capacitor value is  $0.1\mu F$  to  $1\mu F$ .


## **PCB Layout Guidelines**

Efficient PCB layout is critical for stable operation, especially for input capacitor placement. For better thermal performance, a 4-layer layout is recommended. For best results, refer to Figure 7 and Figure 8. and follow the quidelines below: (8) (9)


- 1. Connect directly to PGND using a large ground plane. If the bottom layer is a ground plane, add vias near PGND.
- 2. Ensure that the high-current paths at PGND and IN have short, direct, and wide traces.
- 3. Place the ceramic input capacitor, especially the small package (0603) input bypass capacitor, as close to the IN and PGND pins as possible to minimize high-frequency noise.
- Keep the connection between the input capacitor and IN as short and wide as possible.
- 5. Place the VCC capacitor as close as possible to the VCC and GND pins.
- Route SW and BST away from sensitive analog areas, such as FB.
- 7. Place the feedback resistors close to the chip to keep the trace connecting to the FB pin as short as possible.
- 8. Use multiple vias to connect the power planes to internal layers.




**Top Layer** 



**Inner Layer 1** 



**Inner Layer 2** 




**Bottom Layer** 


Figure 7: Recommended PCB Layout for QFN Package (8)

9/9/2019







**Top Layer** 



**Inner Layer 1** 



**Inner Layer 2** 



**Bottom Layer** 

Figure 8: Recommended PCB Layout for TSOT23-8 Package (9)

#### Notes:

- 8) The recommended layout is based on Figure 9.
- 9) The recommended layout is based on Figure 12.



## TYPICAL APPLICATION CIRCUITS




Figure 9: ILED = 1.5A Application Circuit of QFN-13 Package




Figure 10: I<sub>LED</sub> = 1.5A Application Circuit of QFN-13 with EMI Filters

9/9/2019



# **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 11: I<sub>LED</sub> = 1.5A Application Circuit with TSOT23-8 Package






Figure 12: I<sub>LED</sub> = 1.5A Application Circuit of TSOT23-8 with EMI Filters



## PACKAGE INFORMATION


#### **TSOT23-8**






**TOP VIEW** 


**RECOMMENDED LAND PATTERN** 







**SIDE VIEW** 



**DETAIL "A"** 


#### **NOTE:**


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION, OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHOULD BE 0.10 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-193, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS THE LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT (SEE EXAMPLE TOP MARK).



# PACKAGE INFORMATION (continued)


## QFN-13 (2.5mmx3mm)






**TOP VIEW** 

**BOTTOM VIEW** 



#### **SIDE VIEW**



## **NOTE:**


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHOULD BE 0.10 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.


#### **RECOMMENDED LAND PATTERN**



# PACKAGE INFORMATION (continued)

## QFN-13 (2.5mmx3mm) Wettable Flank






**TOP VIEW** 


**BOTTOM VIEW** 



SIDE VIEW



**SECTION A-A** 



## **RECOMMENDED LAND PATTERN**

## **NOTE:**

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHOULD BE 0.08 **MILLIMETERS MAX.**
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

© 2019 MPS. All Rights Reserved.