

MPQ8616 High Efficiency, 6A/12A, 6V Synchronous Step-down Converter

The Future of Analog IC Technology

DESCRIPTION

The MPQ8616 is fully integrated high frequency synchronous rectified step-down switch mode converter. It offers very compact solutions to achieve 6A/12A output current from a 3V to 6V input with excellent load and line regulation.

Constant-On-Time (COT) control mode provides fast transient response and eases loop stabilization. The MPQ8616 can operate with a low-cost electrolytic capacitor and can support ceramic output capacitor with external slope compensation.

Operating frequency is programmed by an external resistor and is compensated for variations in V_{IN} . It is almost constant with all the input voltage and output load conditions.

Under voltage lockout is internally set at 2.8 V, but can be increased by programming the threshold with a resistor network on the enable pin. The output voltage startup ramp is controlled by the soft start pin. A power good signal indicates the output is within its nominal voltage range.

Full fault protection including OCP, SCP, OVP UVP and OTP is provided by internal comparators.

The MPQ8616 requires a minimum number of readily available standard external components and are available in QFN3x4 packages.

FEATURES


- 1.5V to 6V Wide Input Range
- 3 V to 6V VCC Operating Supply
- 6A/12A Output Current
- Low R_{DS}(ON) Internal Power MOSFETs
- Proprietary Switching Loss Reduction
 Technique
- Adaptive COT for Ultrafast Transient Response
- 1% Reference Voltage Over -20°C to +85°C Junction Temperature Range
- Programmable Soft Start Time
- Pre-Bias Start up
- Programmable Switching Frequency from 300kHz to 1MHz.
- Minimum On Time T_{ON_MIN}=60ns Minimum Off Time T_{OFF MIN}=100ns
- Willing OFF_MIN= 1001
- Non-latch OCP, non-latch OVP Protection and Thermal Shutdown
- Output Adjustable from 0.61V to 4.5V

APPLICATIONS

- Telecom System Base Stations
- Networking Systems
- Server
- Personal Video Recorders
- Flat Panel Television and Monitors
- Distributed Power Systems

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



ev. 1.2 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




MPQ8616, 6A/12A, 6V, SYNCHRONOUS STEP-DOWN CONVERTER

Part Number*	Package	Top Marking	
	OEN(2)(4mm)	MP8616	
MPQ8616GL-6	QFN (3x4mm)	6	
		MP8616	
MPQ8616GL-12	QFN (3x4mm)	12	

ORDERING INFORMATION

* For Tape & Reel, add suffix -Z (e.g. MPQ8616GL-6/12-Z);



PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage VIN	6.5V
V _{SW}	-0.3V to V_{IN} + 0.3V
V _{SW} (30ns)	3V to V _{IN} + 3V
V _{IN} -V _{SW}	
V _{IN} -V _{SW} (30ns)	3V to V _{IN} + 3V
V _{BST}	V _{SW} + 6V
All Other Pins	0.3V to +6V
Continuous Power Dissipation	n (T _A =+25°) ⁽²⁾
QFN(3x4mm)	2.6W
Junction Temperature	150°C
Lead Temperature	
Storage Temperature	

Recommended Operating Conditions ⁽³⁾

Input Supply Voltage VIN	1.5V to 6V
VCC Supply Voltage V _{cc}	3V to 6V
Output Voltage Vout	0.61V to 4.5V
Operating Junction Temp. (T _J)	40°C to +125°C

Thermal Resistance $^{(4)}$ θ_{JA} θ_{JC}

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 5V, T_J = -40 to +125°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Мах	Units	
	Symbol	Condition		тур	IVIAX	Units	
Supply Current	T	1					
Supply Current (Shutdown)	lin	V _{EN} = 0V		1	2	μA	
Supply Current (Quiescent)	lin	V _{EN} = 2V, V _{FB} = 1V	0.6	1.05	1.3	mA	
MOSFET							
High-side Switch On Resistance	HS _{RDS-ON}	MPQ8616-6, TJ =25°C		19.8		mΩ	
rligh side owitch of Resistance	TORDS-ON	MPQ8616-12, T _J =25°C		16		11132	
Low-side Switch On Resistance	LS _{RDS-ON}	MPQ8616-6 T _J =25°C		15.3		mΩ	
	LORDS-UN	MPQ8616-12, T _J =25°C		8.4		11122	
Switch Leakage	SW_{LKG}	V_{EN} = 0V, V_{SW} = 0V or 5V		0.01	3	μA	
Current Limit							
High-side Current Limit	Ilimit	MPQ8616-6	9.5	12	14.5	A	
	ILIMIT	MPQ8616-12	17	23 27			
Timer							
One-Shot On Time	t _{on}	R _{FREQ} =165kΩ,V _{OUT} =1.2V		200		ns	
Minimum Off Time	toff		50	100	150	ns	
Fold back Timer ⁽⁵⁾	t FOLDBACK	OCP happens		2.5		μs	
Over-voltage and Under-voltage	Protection			1			
OVP Threshold	Vovp		110%	120%	130%	V	
OVP Delay ⁽⁵⁾	tovp			1		μs	
UVP Threshold ⁽⁵⁾	Vuvp			50%		VREF	
Reference And Soft Start				1			
		T _J = -20°C to +85°C	604	610	616		
Reference Voltage	Vref	T _J = -40°C to +125°C	601	610	619	mV	
Feedback Current	IFB	V _{FB} = 610mV		0.001	150	nA	
Soft Start Charging Current	I _{SS}	V _{SS} =0V	5	7.5	10	μA	



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 5V, T_{J} = -40 to +125°C, unless otherwise noted.


Parameters	Symbol	Condition	Min	Тур	Max	Units
Enable And UVLO	Cymbol	oonation		• 7 P	Indx	O (into
Enable Input Low Voltage	VIL _{EN}		1.4		1.8	V
Enable Hysteresis	V _{EN-HYS}			890		mV
Freeble Januat Coursent		$V_{EN} = 2V$		1.5	2	
Enable Input Current	IEN	$V_{EN} = 0V$		0.01	1	μA
VCC UVLO	-					
VCC Under Voltage Lockout Threshold Rising	VCC _{Vth}		2.3	2.8	2.95	V
VCC Under Voltage Lockout Threshold Hysteresis	VCC _{HYS}			300		mV
Power Good						
Power Good Rising Threshold	PG _{Vth-Hi}		84%	90%	96%	VREF
Power Good Falling Threshold	PG _{Vth-Lo}		63%	70%	73%	VREF
Power Good Deglitch Timer	PG _{Td}	T _{SS} =1ms,		2000	5000	μs
Power Good Sink Current Capability	V _{PG}	Sink 4mA		2	0.4	V
Power Good Leakage Current	IPG_LEAK	V _{PG} = 3.3V		50	150	nA
Thermal Protection						
Thermal Shutdown	Tsd	Note 5	150	160		°C
Thermal Shutdown Hysteresis				25		°C

Note: 5) Guaranteed by design.



TYPICAL CHARACTERISTICS

MPQ8616, Performance waveforms are tested on the evaluation board of the Design Example section.




MPQ8616 Rev. 1.2 1/9/2019 www.MonolithicPower.com



TYPICAL CHARACTERISTICS (continued)


MPQ8616GL, Performance waveforms are tested on the evaluation board of the Design Example section.





TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8616GL-6, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.



MPQ8616 Rev. 1.2 1/9/2019 www.MonolithicPower.com




Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8616GL-6, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.






Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8616GL-6, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.








MPQ8616 Rev. 1.2 1/9/2019 www.MonolithicPower.com



Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8616GL-6, V_{IN}=5V, V_{OUT}=1.2V, L=1.0µH, T_A=+25°C, unless otherwise noted. **Short Circuit Protection Thermal Shutdown Thermal Recovery** $I_{OUT} = 6A$ $I_{OUT} = 6A$ V_{OUT} 1V/div. V_{OUT} 1V/div. V_{OUT} 1V/div. V_{SW} 5V/div. V_{SW} 5V/div. V_{SW} 5V/div. h 5A/div. 5A/div. 5A/div 10ms/div. 20µs/div. 1ms/div.




TYPICAL PERFORMANCE CHARACTERISTICS




MPQ8616 Rev. 1.2 1/9/2019


www.MonolithicPower.com












www.MonolithicPower.com







TYPICAL PERFORMANCE CHARACTERISTICS (continued) MPQ8616GL-12, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted. **Thermal Shutdown Thermal Recovery** I_{OUT} = 12A I_{OUT} = 12A V_{OUT} 500mV/div. V_{OUT} 500mV/div. V_{SW} 2V/div. V_{SW} 2V/div. ا 10A/div. ا_{ل (} 10A/div. 20µs/div. 1ms/div.



PIN FUNCTIONS

MPQ8616GL-6, MPQ8616GL-12

PIN #	Name	Description
1	AGND	Analog ground.
2	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. It is recommended to place the resistor divider as close to FB pin as possible. Vias should be avoided on the FB traces.
3	SS	Soft Start. Connect on external capacitor to program the soft start time for the switch mode regulator.
4	EN	Enable pin. Pull this pin higher than 1.8V to enable the chip. For automatic start-up, connect EN pin to VIN with $100K\Omega$ resistor. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors. When the nominal VOUT is higher than 2.5V, EN should be pulled low before VIN powers off.
5	VCC	External bias supply voltage for driver and control circuits. For 1.5V to 3V input application, provide VCC with separate $3.3V/5V$ bias supply. For 3V to 6V input application, provide VCC with separate $3.3V/5V$ bias supply or tie VCC to VIN with 10ohm resistor. Decouple with a minimum 4.7μ F ceramic capacitor as close to the pin as possible. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.
6	PG	Power good output. It is high if the output voltage is higher than 90% of the nominal voltage. There is a delay from FB \ge 90% to PG goes high.
7	BST	Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
8-9	GND	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout.
10-11	IN	Supply Voltage. The IN pin supplies power for internal MOSFET and regulator. The MPQ8616 operate from a +3V to +6V input rail. An input capacitor is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.
12	FREQ	Frequency setting pin. A resistor connected between FREQ and IN is required to set the switching frequency. The ON time is determined by the input voltage and the resistor connected to the FREQ pin. IN connect through a resistor is used for line feed-forward and makes the frequency basically constant during input voltage's variation. Recommend a 10pF decoupling capacitor from FREQ to GND.
13-14	SW	Switch Output. Connect this pin to the inductor and bootstrap capacitor. This pin is driven up to the VIN voltage by the high-side switch during the on-time of the PWM duty cycle. The inductor current drives the SW pin negative during the off-time. The on-resistance of the low-side switch and the internal Schottky diode fixes the negative voltage. Use wide PCB traces to make the connection.



BLOCK DIAGRAM




Figure 1—Functional Block Diagram



OPERATION

PWM Operation

The MPQ8616 is fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage (V_{FB}) is below the reference voltage (V_{REF}), which indicates insufficient output voltage. The ON period is determined by the input voltage and the frequency-set resistor as follows:

$$t_{_{ON}}(ns) = \frac{4.8 \times R_{_{FREQ}}(k\Omega)}{V_{_{IN}}(V) - 0.49} \tag{1}$$

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when V_{FB} drops below V_{REF} . By repeating operation this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in its OFF state to minimize the conduction loss. There will be a dead short between input and GND if both HS-FET and LS-FET are turned on at the same time. It's called shoot-through. In order to avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.




Figure 2—PWM Operation

MPQ8616 always operating in continuousconduction-mode (CCM), which means the inductor current can go negative at light load. The CCM mode operation is shown in Figure2. When V_{FB} is below V_{REF} , HS-MOSFET is turned on for a fixed interval which is determined by one- shot on-timer as equation 1 shown. When the HS-MOSFET is turned off, the LS-MOSFET is turned on until next period.

For the MPQ8616 is operated in CCM, the switching frequency is fairly constant and it is called PWM mode.

Switching Frequency

The selection of switching frequency is a tradeoff between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and capacitance to maintain low output voltage ripple.

For MPQ8616, the on time can be set using FREQ pin, then the frequency is set in steady state operation at CCM mode.

Adaptive constant-on-time (COT) control is used in MPQ8616 and there is no dedicated oscillator in the IC. Connect FREQ pin to IN pin through resistor R_{FREQ} and the input voltage is feedforwarded to the one-shot on-time timer through the resistor R_{FREQ} . When in steady state operation at CCM, the duty ratio is kept as V_{OUT}/V_{IN} . Hence the switching frequency is fairly constant over the input voltage range. The switching frequency can be set as follows:

$$f_{SW}(kHz) = \frac{10^{\circ}}{\frac{4.8 \times R_{FREQ}(k\Omega)}{V_{IN}(V) - 0.49} \times \frac{V_{IN}(V)}{V_{OUT}(V)} + t_{DELAY}(ns)}$$
(2)

Where t_{DELAY} is the comparator delay. It's about 40ns.

Generally, the MPQ8616 is set for 300kHz to 1MHz application. It is optimized to operate at high switching frequency with high efficiency. High switching frequency makes it possible to utilize small sized LC filter components to save system PCB space.


Jitter and FB Ramp Slope

Figure 3 shows jitter occurring in PWM mode. When there is noise in the V_{FB} downward slope, the ON time of HS-FET deviates from its intended location and produces jitter. It is necessary to understand that there is a relationship between a system's stability and the steepness of the V_{FB} ripple's downward slope. The slope steepness of the V_{FB} ripple dominates

20



in noise immunity. The magnitude of the V_{FB} ripple doesn't affect the noise immunity directly.





Ramp with Large ESR Capacitor

In the case of POSCAP or other types of capacitor with lager ESR is applied as output capacitor, the ESR ripple dominates the output ripple, and the slope on the FB is quite ESR related. Figure 4 shows an equivalent circuit in PWM mode with the HS-FET off and without an external ramp circuit. Turn to application information section for design steps with large ESR capacitors.




Figure 4—Simplified Circuit in PWM Mode without External Ramp Compensation

To realize the stability when no external ramp is applied, usually the ESR value should be chosen as follow:

$$R_{ESR} \ge \frac{\frac{t_{SW}}{0.7 \times \pi} + \frac{t_{ON}}{2}}{C_{OUT}}$$
(3)

 T_{SW} is the switching period.

Ramp with Small ESR Capacitor

When the output capacitors are ceramic ones, the ESR ripple is not high enough to stabilize the system, and external ramp compensation is needed. Skip to application information section for design steps with small ESR caps.




Figure 5—Simplified Circuit in PWM Mode with External Ramp Compensation

In PWM mode, an equivalent circuit with HS-FET off and the use of an external ramp compensation circuit (R4, C4) is simplified in Figure 5. The external ramp is derived from the inductor ripple current. If one chooses C4, R9, R1 and R2 to meet the following condition:

$$\frac{1}{2\pi \times f_{SW} \times C_4} < \frac{1}{20} \times \left(\frac{R_1 \times R_2}{R_1 + R_2} + R_9\right)$$
(4)

Where:

$$_{R4} = I_{C4} + I_{FB} \approx I_{C4}$$
 (5)

And the ramp on the V_{FB} can then be estimated as:

$$V_{\text{RAMP}} = \frac{V_{\text{IN}} - V_{\text{O}}}{R_4 \times C_4} \times t_{\text{ON}} \times \left(\frac{R_1 / / R_2}{R_1 / / R_2 + R_9}\right) \quad \textbf{(6)}$$

The downward slope of the V_{FB} ripple then follows:

$$V_{\text{SLOPE1}} = \frac{V_{\text{RAMP}}}{t_{\text{off}}} = \frac{-V_{\text{OUT}}}{R_4 \times C_4}$$
(7)

As can be seen from equation 7, if there is instability in PWM mode, we can reduce either R4 or C4. If C4 can not be reduced further due to limitation from equation 4, then we can only reduce R4. For a stable PWM operation, the V_{slope1} should be design follow equation 8.

$$-V_{\text{SLOPE1}} \ge \frac{\frac{t_{\text{SW}}}{0.7 \times \pi} + \frac{t_{\text{ON}}}{2} - R_{\text{ESR}} \times C_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times V_{\text{OUT}} + \frac{0.7 \times I_{\text{O}} \times 10^{-3}}{t_{\text{sw}} - t_{\text{on}}}$$
(8)

Where lo is the load current.



Soft Start/Stop

The MPQ8616 employs soft start/stop (SS) mechanism to ensure smooth output during power up and power down.

When the EN pin becomes high, an internal current source (8μ A) charges up the SS capacitor C6. The SS capacitor voltage takes over the REF voltage to the PWM comparator. The output voltage smoothly ramps up with the SS voltage. Once the SS voltage reaches the same level as the REF voltage, it keeps ramping up while V_{REF} takes over the PWM comparator. At this point, the soft start finishes and it enters into steady state operation.

When the EN pin is pulled to low, the SS CAP voltage is discharged through an 8uA internal current source. Once the SS voltage reaches REF voltage, it takes over the PWM comparator. The output voltage will decrease smoothly with SS voltage until zero level. The SS capacitor value can be determined as follows:

$$C_{SS}(nF) = \frac{t_{SS}(ms) \times I_{SS}(\mu A)}{V_{REF}}$$

If the output capacitors have large capacitance value, it's not recommended to set the SS time too small. Otherwise, it's easy to hit the current limit during SS. A minimum value of 4.7nF should be used if the output capacitance value is larger than 330μ F.

Pre-Bias Startup

If the output is pre-biased to a certain voltage during startup, the MPQ8616 will disable the switching of both high-side and low-side switches until the voltage on the internal soft-start capacitor exceeds the sensed output voltage at the FB pin.

Power Good (PG)

The MPQ8616 has power-good (PG) output. It can be connected to V_{CC} or other voltage source through a resistor (e.g. 100k). When the MPQ8616 is powered on and FB voltage reaches above 90% of REF voltage, the PG pin is pulled high.

When the FB voltage drops to 70% of REF voltage or the part is not powered on, the PG pin will be pulled low.

Over-Current Protection (OCP)

The MPQ8616 enters over-current protection mode when the inductor current hits the current limit, and tries to recover from over-current fault with hiccup mode. That means in over-current protection, the chip will disable output power stage, discharge soft-start capacitor and then automatically try to soft-start again. If the overcurrent condition still holds after soft-start ends, the chip repeats this operation cycle till overcurrent disappears and output rises back to regulation level. The MPQ8616 also operates in hiccup mode when short circuit happens.

Over/Under -Voltage Protection (OVP/UVP)

The MPQ8616 has non-latching over voltage protection. It monitors the output voltage through a resistor divider feedback (FB) voltage to detect over-voltage on the output. When the FB voltage is higher than 120% of the REF voltage (0.610V), the LS-FET will be turned on while the HS-FET will be off. The LS-FET keeps on until it hits the negative current limit and turns off for 100ns. If over voltage condition still holds, the chip repeats this operation cycle till the FB voltage drops below 110% of the REF voltage.

When the FB voltage is below 50% of the REF voltage (0.610V), it is recognized as undervoltage (UV). Usually, UVP accompanies a hit in current limit and results in OCP.

Configuring the EN Control

The EN pin provides electrical on/off control of the device. Set EN high to turn on the regulator and low to turn it off. Do not float this pin.

For automatic start-up, the EN pin can be pulled up to input voltage through a resistive voltage divider. Choose the values of the pull-up resistor (R_{UP} from VIN pin to EN pin) and the pull-down resistor (R_{DOWN} from EN pin to GND) to determine the automatic start-up voltage:

$$V_{\text{IN-START}} = 1.4 \times \frac{R_{\text{UP}} + R_{\text{DOWN}}}{R_{\text{DOWN}}}$$
(10)

For example, for R_{UP} =100k Ω and R_{DOWN} =51k Ω , the $V_{IN-START}$ is set at 4.15V.

To avoid noise, a 10nF ceramic capacitor from EN to GND is recommended.

MPQ8616 Rev. 1.2

www.MonolithicPower.com

(9)



There is an internal zener diode on the EN pin, which clamps the EN pin voltage to prevent it from running away. The maximum pull up current assuming a worst case 6V internal zener clamp should be less than 1mA. Therefore, when EN is driven by an external logic signal, the EN voltage should be lower than 6V; when EN is connected with VIN through a pull-up resistor or a resistive voltage divider, the resistance selection should ensure the maximum pull up current less than 1mA.

If using a resistive voltage divider and VIN higher than 6V, the allowed minimum pull-up resistor R_{UP} should meet the following equation:

$$\frac{V_{\text{IN}}(V) - 6}{R_{\text{UP}}(k\Omega)} - \frac{6}{R_{\text{DOWN}}(k\Omega)} < 1(\text{mA}) \tag{11}$$


As a result, when just the pull-up resistor R_{UP} is applied, the $V_{IN-START}$ is determined by input UVLO. The value of R_{UP} can be got as:

$$\mathsf{R}_{\mathsf{UP}}(\mathsf{k}\Omega) > \frac{\mathsf{V}_{\mathsf{IN}}(\mathsf{V}) - 6}{\mathsf{1}(\mathsf{m}\mathsf{A})}$$

(12)

A typical pull-up resistor is $100k\Omega$.

When the nominal VOUT is higher than 2.5V, to avoid the converter operation with minimum off time during power off, EN should be pulled low before VIN powers off. Figure 6 shows the recommended power off sequence.



UVLO protection

The MPQ8616 has under-voltage lock-out protection (UVLO). When the VCC voltage is higher than the UVLO rising threshold voltage, the MPQ8616 will be powered up. It shuts off when the VCC voltage is lower than the UVLO falling threshold voltage. This is non-latch protection. The MPQ8616 is disabled when the VCC voltage falls below its UVLO falling threshold (2.45V). If an application requires a higher under-voltage lockout (UVLO), use the EN pin as shown in Figure 7 to adjust the input voltage UVLO by using two external resistors. It is recommended to use the enable resistors to set the UVLO falling threshold (V_{STOP}) above 2.8 V. The rising threshold (V_{START}) should be set to provide enough hysteresis to allow for any input supply variations.




Figure 7—Adjustable UVLO

When the nominal VOUT is higher than 2.5V, EN should be pulled low before VIN powers off.

Thermal Shutdown

Thermal shutdown is employed in the MPQ8616. The junction temperature of the IC is internally monitored. If the junction temperature exceeds the threshold value (minimum 150°C), the converter shuts off. This is a non-latch protection. There is about 25°C hysteresis. Once the junction temperature drops to about 125°C, it initiates a soft startup.



APPLICATION INFORMATION

Setting the Output Voltage-Large ESR Caps

For applications that electrolytic capacitor or POS capacitor with a controlled output of ESR is set as output capacitors. The output voltage is set by feedback resistors R1 and R2. As figure 8 shows.




Figure8—Simplified Circuit of POS Capacitor

First, choose a value for R2. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive. It is recommended to choose a value within $5k\Omega$ - $100k\Omega$ for R2, using a comparatively larger R2 when V_{OUT} is low, and a smaller R2 when V_{OUT} is high. Then R1 is determined as follow with the output ripple considered:

$$R_{1} = \frac{V_{OUT} - \frac{1}{2} \times \Delta V_{OUT} - V_{REF}}{V_{PEF}} \times R_{2}$$
(13)

 ΔV_{out} is the output ripple determined by equation 21.

Setting the Output Voltage-Small ESR Caps




Figure9—Simplified Circuit of Ceramic Capacitor

When low ESR ceramic capacitor is used in the output, an external voltage ramp should be added to FB through resistor R4 and capacitor C4.The output voltage is influenced by ramp voltage V_{RAMP} besides resistor divider as shown

in Figure 9. The V_{RAMP} can be calculated as shown in equation 6. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive. It is recommended to choose a value within $5k\Omega$ -100k Ω for R2, using a comparatively larger R2 when V_{OUT} is low, and a smaller R2 when V_{OUT} is high. And the value of R1 then is determined as follow:

$$R_{1} = \frac{R_{2}}{V_{FB(AVG)}} - \frac{R_{2}}{R_{4} + R_{9}}$$
(14)

The V_{FB(AVG)} is the average value on the FB. V_{FB(AVG)} varies with the Vin, Vo, and load condition, etc.. It is means the load regulation is strictly related to the V_{FB(AVG)}. Also the line regulation is related to the V_{FB(AVG)}, if one wants to gets a better load or line regulation, a lower V_{RAMP} is suggested once it meets equation 8.

For PWM operation, $V_{FB(AVG)}$ value can be deduced from equation 15.

$$V_{FB(AVG)} = V_{REF} + \frac{1}{2} \times V_{RAMP} \times \frac{R_1 //R_2}{R_1 //R_2 + R_9}$$
(15)

Usually, R9 is set to 0Ω , and it can also be set following equation 16 for a better noise immunity. It should be set to be 5 timers smaller than R1//R2 to minimize its influence on Vramp.

$$R_{9} \leq \frac{1}{10} \times \frac{R_{1} \times R_{2}}{R_{1} + R_{2}}$$
(16)

Using equation 14 and 15 to calculate the output voltage can be complicated. To simplify the calculation of R1 in equation 14, a DC-blocking capacitor Cdc can be added to filter the DC influence from R4 and R9. Figure 9 shows a simplified circuit with external ramp compensation and a DC-blocking capacitor. With this capacitor, R1 can easily be obtained by using equation 17 for PWM mode operation.

$$R_{1} = \frac{V_{OUT} - V_{REF} - \frac{1}{2} \times V_{RAMP}}{V_{REF} + \frac{1}{2} \times V_{RAMP}} \times R_{2}$$
(17)

Cdc is suggested to be at least 10 times larger than C4 for better DC blocking performance, and should be not larger than 0.47μ F considering startup performance. In case one wants to use larger Cdc for a better FB noise immunity,

www.MonolithicPower.com



combined with reduced R1 and R2 to limit the Cdc in a reasonable value without affecting the system start up. Be noted that even when the Cdc is applied, the load and line regulation are still Vramp related.




Figure10—Simplified Circuit of Ceramic Capacitor with DC blocking capacitor

Input Capacitor

The input current to the step-down converter is discontinuous. Therefore, a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance. In the layout, it's recommended to put the input capacitors as close to the IN pin as possible.

The capacitance varies significantly over temperature. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable over temperature.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated as follows:

$$I_{\text{CIN}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}$$
(18)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{\rm CIN} = \frac{I_{\rm OUT}}{2}$$
 (19)

For simplification, choose the input capacitor whose RMS current rating is greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is input voltage ripple requirement in the system design, choose the input capacitor that meets the specification The input voltage ripple can be estimated as follows:

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(20)

The worst-case condition occurs at VIN = 2VOUT, where:

$$\Delta V_{\rm IN} = \frac{1}{4} \times \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}}$$
(21)

Output Capacitor

 Λ

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(22)

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated as:

$$V_{\text{out}} = \frac{V_{\text{out}}}{8 \times f_{\text{sw}}^2 \times L \times C_{\text{out}}} \times (1 - \frac{V_{\text{out}}}{V_{\text{IN}}})$$
(23)

The output voltage ripple caused by ESR is very small. Therefore, an external ramp is needed to stabilize the system. The external ramp can be generated through resistor R4 and capacitor C4 following equation 4, 7 and 8.

In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. The ramp voltage generated from the ESR is high enough to stabilize the system. Therefore, an external ramp is not needed. A minimum ESR value according to equation 3 is required to ensure stable operation of the converter. For simplification, the output ripple can be approximated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
(24)

Inductor

The inductor is required to supply constant current to the output load while being driven by the switching input voltage. A larger value inductor will result in less ripple current and lower output ripple voltage. However, a larger value

MPQ8616 Rev. 1.2

www.MonolithicPower.com



inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductor value is to allow the peak-to-peak ripple current in the inductor to be approximately 10~30% of the maximum output current. Also, make sure that the peak inductor current is below the current limit of the device. The inductance value can be calculated as:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(25)

Where ΔI_L is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated as:

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(26)

The inductors listed in Table 1 are highly recommended for the high efficiency they can provide.

Part Number	Manufacturer	Inductance (µH)	DCR (mΩ)	Current Rating (A)	Dimensions L x W x H (mm ³)	Switching Frequency (kHz)
FDU1250C-R50M	TOKO	0.50	1.3	46.3	13.3 x 12.1 x5	1000
FDU1250C-R56M	TOKO	0.56	1.6	42.6	13.3 x 12.1 x5	800-1000
FDU1250C-R75M	TOKO	0.75	1.7	32.7	13.3 x 12.1 x5	600-800
FDU1250C-1R0M	TOKO	1.0	2.2	31.3	13.3 x 12.1 x5	600

Table 1—Inductor Selection Guide

Typical Design Parameter Tables

The following tables include recommended component values for typical output voltages (1.0V, 1.2V, 1.8V, 3.3V) and switching frequencies (600kHz, 800kHz, and 1MHz). Refer to Tables 2-4 for design cases without external ramp compensation and Tables 5-6 for design cases with external ramp compensation. External ramp is not needed when high-ESR capacitors, such as electrolytic or POSCAPs are used. External ramp is needed when low-ESR capacitors, such as ceramic capacitors are used. For cases not listed in this datasheet, a calculator in excel spreadsheet can also be requested through a local sales representative to assist with the calculation.

Vout	L	R1	R2	R7					
(V)	(µH)	(kΩ)	(kΩ)	(kΩ)					
1.0	1.0	19.8	30	300					
1.2	1.0	29.4	30	365					
1.5	1.0	29.4	20	453					
1.8	1.0	39.2	20	549					
3.3	1.0	44.2	10	1000					

Table 2—Cout-Poscap, 600kHz, 5VIN

Table 3—Cout-Poscap, 800kHz, 5VIN

Vоит (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)
1.0	0.75	20	30	210
1.2	0.75	20	20	270
1.5	0.75	30	20	330
1.8	0.75	39	20	499
3.3	0.75	44.2	10	750

Table 5—Cout-Ceramic, 600kHz, 5VIN

V _{оит} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)
1.0	1.0	21	30	240	470	309
1.2	1.0	33	30	220	470	365
1.5	1.0	51	30	330	390	464
1.8	1.0	45	20	270	470	549
3.3	1.0	62	10	160	680	953

 Table 6—C_{OUT}-Ceramic, 800kHz, 5VIN

 Vout
 L
 R1
 R2
 R4
 C4
 R7

 (V)
 (μH)
 (kΩ)
 (kΩ)
 (kΩ)
 (pF)
 (kΩ)

		((1			(
1.0	0.75	21	30	200	470	226
1.2	0.75	34	30	200	470	270
1.5	0.75	34	20	220	470	324
1.8	0.75	47.5	20	225	470	402
3.3	0.75	57.6	10	200	560	750

www.MonolithicPower.com



TYPICAL APPLICATION





Figure 13 — Typical Application Circuit with No External Ramp








Figure 14 — Typical Application Circuit with Low ESR Ceramic Capacitor MPQ8616, V_{IN}=5V, V_{OUT}=1.2V, I_{OUT}=6/12A, f_{sw}=600kHz





LAYOUT RECOMMENDATION

- 1. Four-layer layout is strongly recommended to achieve better thermal performance.
- 2. Place at least 9 vias (10/20mil hole/diameter size) right beneath the IC to get best decoupling effect.
- 3. Place 10 or more vias (10/25mil hole/diameter size) each for input and GND copper next to the VIN and PGND pin to improve the thermal performance.
- 4. A 22uF (1206/1210) input cap C1B is required on bottom layer, right beneath the VIN/PGND vias to get best input decoupling effect.
- If VIN/PGND vias is not allowed beneath the IC, a 22uF input cap with 1206/1210 package (C1C) is required on the Top layer as Figure17, connecting to VIN and PGND copper directly, within 2mm of the IC edge.
- A solid PGND layer is required to place on the first inner layer, right below the IC layer.
- The high current paths (GND, IN, and SW) should be placed very close to the device with short, direct and wide traces.
- VCC decoupling capacitor (C5) should be as close to the VCC pin as possible, connect its GND net to PGND copper.
- Connect all AGND signals together to AGND pin at first, then Kelvin connect AGND to PGND near the VCC decoupling capacitor(C5) GND pad on Top layer. Keep AGND trace 20mil or wider.
- 10. The external feedback resistors should be placed next to the FB pin. Make sure that there is no via on the FB trace and away from the switching node SW.
- 11. Keep the BST voltage path (BST, C3, Rbst and SW) as short as possible.
- 12. Keep the Vout sense trace away from noise signal, such as SW, VIN, etc. Put the Vout sense point to a stable, quiet output point close to Vout cap.








Figure 16—PCB LAYOUT

