

- +3.3 Volt power supply
- I/O Voltage range supports wide +1.65 to +3.6 Volt interfaces
- Fast 45 ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20-years at temperature
- RoHS-compliant small footprint BGA package

BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM

INTRODUCTION

The **MR256D08B** is a 262,144-bit magnetoresistive random access memory (MRAM) device organized as 32,768 words of 8 bits. It supports I/O voltages from +1.65 to +3.6 volts. The MR256D08B offers SRAM compatible 45ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR256D08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR256D08B** is available in small footprint 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers.

The **MR256D08B** provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 $^{\circ}$ C).

CONTENTS

FEATURES Dual Supply 32K x 8 MRAM

MR256D08B

1. DEVICE PIN ASSIGNMENT

Figure 1.1 Block Diagram

Figure 1.2 Pin Diagrams for Available Packages (Top View)

48 Pin FBGA

Table 1.2 Operating Modes

 $1 H = high, L = low, X = don't care$

 2 Hi-Z = high impedance

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits. The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings1

¹ Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

² All voltages are referenced to V_{sc} .

³ Power dissipation capability depends on package characteristics and use environment.

Table 2.2 Operating Conditions

 $^{\rm i}$ V_{DDQ}≤V_{DD}. Write inhibit occurs when either V_{DD} or V_{DDQ} drops below its write inhibit voltage. There is a 2 ms startup time once $\bm{\mathsf{V}}_{\texttt{\tiny DD}}$ exceeds $\bm{\mathsf{V}}_{\texttt{\tiny DD}}$ (min). See **Power Up and Power Down Sequencing**.

ii V_{IH}(max) = V_{DDQ} + 0.2 V DC ; V_{IH}(max) = V_{DDQ} + 0.5 V AC (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

iii $V_{\text{IL}}(min) = -0.2 V \text{ DC}$; $V_{\text{IL}}(min) = -2.0 V \text{ AC}$ (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

Power Up and Power Down Sequencing

MRAM is protected from write operations whenever V_{DD} is less than V_{WIDD} or V_{DDO} is less than V_{WIDDO}. As soon as V_{DD} exceeds V_{DD}(min) and V_{DDQ} exceeds V_{DDQ}(min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to V_{DD}- 0.2 V or V_H (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \bar{E} and \bar{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where either V_{DD} goes below V_{WDD} or V_{DDQ} goes below V_{WDDQ} , writes are protected and a startup time must be observed when power returns above $V_{DD}(min)$ and / or V_{DDQ} .

Table 2.3 DC Characteristics

Table 2.4 Power Supply Characteristics

¹ All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. TIMING SPECIFICATIONS

Table 3.1 Capacitance1

¹ f = 1.0 MHz, VDDQ=VDDQ(typ), T_A = 25 °C, periodically sampled rather than 100% tested.

Figure 3.1 Output Load Test Low and High

Figure 3.2 Output Load Test All Others

Read Mode

Table 3.3 Read Cycle Timing1

 $1\;\overline{W}$ is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

² Addresses valid before or at the same time \overline{E} goes low.

³ This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.

Figure 3.3A Read Cycle 1

NOTE: Device is continuously selected ($\overline{\mathsf{E}} \leq \mathsf{V}_{\mathsf{u}}, \overline{\mathsf{G}} \leq \mathsf{V}_{\mathsf{u}}$)

Figure 3.3B Read Cycle 2

Table 3.4 Write Cycle Timing 1 (W Controlled)1

¹ All writes occur during the overlap of \bar{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

 2 All write cycle timings are referenced from the last valid address to the first transition address.

³ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperature, $t_{w_{\text{UQZ}}}$ (max) < $t_{w_{\text{HQX}}}$ (min)

Figure 3.4 Write Cycle Timing 1 (W Controlled)

Table 3.5 Write Cycle Timing 2 (E Controlled)1

¹ All writes occur during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

 2 All write cycle timings are referenced from the last valid address to the first transition address.

³ If \bar{E} goes low at the same time or after \bar{W} goes low, the output will remain in a high-impedance state. If \bar{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 (E Controlled)

Table 3.6 Write Cycle Timing 3 (Shortened t_{whax}, W and E Controlled)¹

¹ All writes occur during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

 2 All write cycle timings are referenced from the last valid address to the first transition address.

³ If \bar{E} goes low at the same time or after \bar{W} goes low, the output will remain in a high-impedance state. If \bar{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.

Table 3.6 Write Cycle Timing 3 (Shortened $t_{w\text{MAX}}$, \overline{W} and \overline{E} Controlled)

4. ORDERING INFORMATION

Figure 4.1 Part Numbering System

Table 4.1 Available Parts

Figure 5.1 FBGA

 \hat{A} . Maximum solder ball diameter measured parallel to DATUM A

- \overline{A} . DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- $\sqrt{2}$. Parallelism measurement shall exclude any effect of mark on top surface of package.

6. REVISION HISTORY

