

### FEATURES

- +3.3 Volt power supply
- I/O Voltage range supports wide +1.65 to +3.6 Volt interfaces
- Fast 45 ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20-years at temperature
- RoHS-compliant small footprint BGA package



### BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM



### INTRODUCTION

The **MR256D08B** is a 262,144-bit magnetoresistive random access memory (MRAM) device organized as 32,768 words of 8 bits. It supports I/O voltages from +1.65 to +3.6 volts. The MR256D08B offers SRAM compatible 45ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR256D08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR256D08B** is available in small footprint 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers.

The **MR256D08B** provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C).

### CONTENTS

|                                   |    |
|-----------------------------------|----|
| 1. DEVICE PIN ASSIGNMENT.....     | 2  |
| 2. ELECTRICAL SPECIFICATIONS..... | 4  |
| 3. TIMING SPECIFICATIONS.....     | 8  |
| 4. ORDERING INFORMATION.....      | 13 |
| 5. MECHANICAL DRAWING.....        | 14 |
| 6. REVISION HISTORY.....          | 15 |
| How to Reach Us.....              | 15 |

## 1. DEVICE PIN ASSIGNMENT

Figure 1.1 Block Diagram





Table 1.1 Pin Functions

| Signal Name | Function   |
|-------------|--|
| A           | Address Input  |
| $\bar{E}$   | Chip Enable  |
| $\bar{W}$   | Write Enable   |
| $\bar{G}$   | Output Enable  |
| DQ          | Data I/O   |
| $V_{DD}$    | Power Supply   |
| $V_{DDQ}$   | I/O Power Supply   |
| $V_{SS}$    | Ground   |
| DC          | Do Not Connect   |
| NC          | No Connection, Ball D3, H1, H6, G2 Reserved for Future Expansion |

Figure 1.2 Pin Diagrams for Available Packages (Top View)



48 Pin FBGA

Table 1.2 Operating Modes

| $\bar{E}^1$ | $\bar{G}^1$ | $\bar{W}^1$ | Mode            | V <sub>DD</sub> Current             | DQ[7:0] <sup>2</sup> |
|-------------|-------------|-------------|-----------------|-------------------------------------|----------------------|
| H           | X           | X           | Not selected    | I <sub>SB1</sub> , I <sub>SB2</sub> | Hi-Z                 |
| L           | H           | H           | Output disabled | I <sub>DDR</sub>                    | Hi-Z                 |
| L           | L           | H           | Byte Read       | I <sub>DDR</sub>                    | D <sub>Out</sub>     |
| L           | X           | L           | Byte Write      | I <sub>DDW</sub>                    | D <sub>in</sub>      |

<sup>1</sup> H = high, L = low, X = don't care

<sup>2</sup> Hi-Z = high impedance

## 2. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

**Table 2.1 Absolute Maximum Ratings<sup>1</sup>**

| Parameter                                     | Symbol           | Value  | Unit |
|---|------------------|--|------|
| Core Supply voltage <sup>2</sup>              | $V_{DD}$         | -0.5 to 4.0  | V    |
| I/O Power Supply voltage <sup>2</sup>         | $V_{DDQ}$        | -0.5 to 4.0  | V    |
| Voltage on any pin <sup>2</sup>               | $V_{IN}$         | -0.5 to +4.0 or<br>$V_{DDQ} + 0.5$<br><i>whichever is less</i> | V    |
| Output current per pin                        | $I_{OUT}$        | $\pm 20$   | mA   |
| Package power dissipation <sup>3</sup>        | $P_D$            | 0.600  | W    |
| Temperature under bias                        | $T_{BIAS}$       | -10 to 85  | °C   |
| Storage Temperature                           | $T_{stg}$        | -55 to 150   | °C   |
| Lead temperature during solder (3 minute max) | $T_{Lead}$       | 260  | °C   |
| Maximum magnetic field during write           | $H_{max\_write}$ | 2000   | A/m  |
| Maximum magnetic field during read or standby | $H_{max\_read}$  | 8000   | A/m  |

<sup>1</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

<sup>2</sup> All voltages are referenced to  $V_{SS}$ .

<sup>3</sup> Power dissipation capability depends on package characteristics and use environment.

Table 2.2 Operating Conditions

| Parameter                                  | Symbol      | Min                 | Typical | Max                           | Unit |
|--|-------------|---------------------|---------|-------------------------------|------|
| Core Power supply voltage                  | $V_{DD}$    | 3.0 <sup>i</sup>    | 3.3     | 3.6                           | V    |
| I/O Power supply voltage                   | $V_{DDQ}$   | 1.65 <sup>i</sup>   | -       | 3.6                           | V    |
| Write inhibit voltage                      | $V_{WIDD}$  | 2.5                 | 2.7     | 3.0 <sup>i</sup>              | V    |
| Write inhibit voltage                      | $V_{WIDDQ}$ | 1.2                 | 1.4     | 1.65 <sup>i</sup>             | V    |
| Input high voltage ( $V_{DDQ}=1.65-2.2V$ ) | $V_{IH}$    | 1.4                 | -       | $V_{DDQ} + 0.2$ <sup>ii</sup> | V    |
| Input high voltage ( $V_{DDQ}=2.2-2.7V$ )  | $V_{IH}$    | 1.8                 | -       | $V_{DDQ} + 0.2$ <sup>ii</sup> | V    |
| Input high voltage ( $V_{DDQ}=2.7-3.6V$ )  | $V_{IH}$    | 2.2                 | -       | $V_{DDQ} + 0.2$ <sup>ii</sup> | V    |
| Input low voltage ( $V_{DDQ}=1.65-2.2V$ )  | $V_{IL}$    | -0.2 <sup>iii</sup> | -       | 0.4                           | V    |
| Input low voltage ( $V_{DDQ}=2.2-2.7V$ )   | $V_{IL}$    | -0.2 <sup>iii</sup> | -       | 0.6                           | V    |
| Input low voltage ( $V_{DDQ}=2.7-3.6V$ )   | $V_{IL}$    | -0.2 <sup>iii</sup> | -       | 0.8                           | V    |
| Temperature under bias                     | $T_A$       | 0                   |         | 70                            | °C   |

<sup>i</sup>  $V_{DDQ} \leq V_{DD}$ . Write inhibit occurs when either  $V_{DD}$  or  $V_{DDQ}$  drops below its write inhibit voltage. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}(\text{min})$ . See **Power Up and Power Down Sequencing**.

<sup>ii</sup>  $V_{IH}(\text{max}) = V_{DDQ} + 0.2$  V DC ;  $V_{IH}(\text{max}) = V_{DDQ} + 0.5$  V AC (pulse width  $\leq 20$  ns) for  $I \leq 20.0$  mA.

<sup>iii</sup>  $V_{IL}(\text{min}) = -0.2$  V DC ;  $V_{IL}(\text{min}) = -2.0$  V AC (pulse width  $\leq 20$  ns) for  $I \leq 20.0$  mA.

## Power Up and Power Down Sequencing

MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WIDD}$  or  $V_{DDQ}$  is less than  $V_{WIDDQ}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}(\text{min})$  and  $V_{DDQ}$  exceeds  $V_{DDQ}(\text{min})$ , there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\bar{E}$  and  $\bar{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD} - 0.2\text{ V}$  or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\bar{E}$  and  $\bar{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where either  $V_{DD}$  goes below  $V_{WIDD}$  or  $V_{DDQ}$  goes below  $V_{WIDDQ}$ , writes are protected and a startup time must be observed when power returns above  $V_{DD}(\text{min})$  and / or  $V_{DDQ}$ .

**Figure 2.1 Power Up and Power Down Diagram**




Table 2.3 DC Characteristics

| Parameter  | Symbol       | Min | Typical | Max     | Unit    |
|--|--------------|-----|---------|---------|---------|
| Input leakage current                                | $I_{lkg(I)}$ | -   | -       | $\pm 1$ | $\mu A$ |
| Output leakage current                               | $I_{lkg(O)}$ | -   | -       | $\pm 1$ | $\mu A$ |
| Output low voltage ( $V_{DDQ}=1.65-2.2V@ 0.1mA$ )    | $V_{OL}$     | -   | -       | 0.2     | V       |
| Output low voltage ( $V_{DDQ}=2.2-2.7V@ 0.1mA$ )     | $V_{OL}$     | -   | -       | 0.4     | V       |
| Output low voltage ( $V_{DDQ}=2.7-3.6V@ 2.1 mA$ )    | $V_{OL}$     | -   | -       | 0.4     | V       |
| Output high voltage ( $V_{DDQ}=1.65-2.2V@ -0.1 mA$ ) | $V_{OH}$     | 1.4 | -       | -       | V       |
| Output high voltage ( $V_{DDQ}=2.2-2.7V@ -0.1 mA$ )  | $V_{OH}$     | 2   | -       | -       | V       |
| Output high voltage ( $V_{DDQ}=2.7-3.6V@ -1.0 mA$ )  | $V_{OH}$     | 2.4 | -       | -       | V       |

Table 2.4 Power Supply Characteristics

| Parameter   | Symbol    | Typical | Max | Unit |
|---|-----------|---------|-----|------|
| AC active supply current - read modes <sup>1</sup><br>( $I_{OUT}=0 mA, V_{DD}=\max$ )   | $I_{DDR}$ | 25      | 30  | mA   |
| AC active supply current - write modes <sup>1</sup><br>( $V_{DD}=\max$ )  | $I_{DDW}$ | 55      | 65  | mA   |
| AC active operating current<br>( $V_{DDQ}=V_{IH}=3.6V, V_{IL}=0V$ )<br><i>input transitions &lt;2ns, no output load</i>                         | $I_{DDQ}$ | 0.50    | 2   | mA   |
| AC standby current<br>( $V_{DD}=\max, \bar{E}=V_{IH}$ )<br><i>no other restrictions on other inputs</i>   | $I_{SB1}$ | 6       | 8   | mA   |
| CMOS standby current<br>( $\bar{E} \geq V_{DD} - 0.2V$ and $V_{In} \leq V_{SS} + 0.2V$ or $\geq V_{DDQ} - 0.2V$ )<br>( $V_{DD}=\max, f=0 MHz$ ) | $I_{SB2}$ | 5       | 7   | mA   |

<sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

## 3. TIMING SPECIFICATIONS

**Table 3.1 Capacitance<sup>1</sup>**


| Parameter                 | Symbol    | Typical | Max | Unit |
|---------------------------|-----------|---------|-----|------|
| Address input capacitance | $C_{In}$  | -       | 6   | pF   |
| Control input capacitance | $C_{In}$  | -       | 6   | pF   |
| Input/Output capacitance  | $C_{I/O}$ | -       | 8   | pF   |

<sup>1</sup>  $f = 1.0 \text{ MHz}$ ,  $V_{DDQ} = V_{DDQ}(\text{typ})$ ,  $T_A = 25 \text{ }^\circ\text{C}$ , periodically sampled rather than 100% tested.


**Table 3.2 AC Measurement Conditions**

| Parameter  | $V_{DDQ} = 1.8$ | $V_{DDQ} = 2.5$ | $V_{DDQ} = 3.3$ | Unit     |
|--|-----------------|-----------------|-----------------|----------|
| Logic input timing measurement reference level                                 | 0.8             | 0.8             | 0.8             | V        |
| Logic output timing measurement reference level                                | 0.8             | 0.8             | 0.8             | V        |
| Logic input pulse levels   | 0 or 1.8        | 0 or 2.5        | 0 or 3.3        | V        |
| Output load voltage ( $V_L$ ) for low & high impedance parameters (Figure 3.1) | 0.8             | 1.2             | 1.75            | V        |
| Output load resistor (R1) for all other timing                                 | 13,500          | 16,600          | 1,103           | $\Omega$ |
| Output load resistor (R2) for all other timing                                 | 10,800          | 15,400          | 1,554           | $\Omega$ |

**Figure 3.1 Output Load Test Low and High**



**Figure 3.2 Output Load Test All Others**






Read Mode

Table 3.3 Read Cycle Timing<sup>1</sup>

| Parameter                                       | Symbol     | Min | Max | Unit |
|---|------------|-----|-----|------|
| Read cycle time                                 | $t_{AVAV}$ | 45  | -   | ns   |
| Address access time                             | $t_{AVQV}$ | -   | 45  | ns   |
| Enable access time <sup>2</sup>                 | $t_{ELQV}$ | -   | 45  | ns   |
| Output enable access time                       | $t_{GLOV}$ | -   | 20  | ns   |
| Output hold from address change                 | $t_{AXOQ}$ | 3   | -   | ns   |
| Enable low to output active <sup>3</sup>        | $t_{ELOX}$ | 3   | -   | ns   |
| Output enable low to output active <sup>3</sup> | $t_{GLOX}$ | 0   | -   | ns   |
| Enable high to output Hi-Z <sup>3</sup>         | $t_{EHOZ}$ | 0   | 15  | ns   |
| Output enable high to output Hi-Z <sup>3</sup>  | $t_{GHOZ}$ | 0   | 15  | ns   |


- <sup>1</sup>  $\bar{W}$  is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
- <sup>2</sup> Addresses valid before or at the same time  $\bar{E}$  goes low.
- <sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.

Figure 3.3A Read Cycle 1



NOTE: Device is continuously selected ( $\bar{E} \leq V_{IL}, \bar{G} \leq V_{IL}$ )

Figure 3.3B Read Cycle 2



**Table 3.4 Write Cycle Timing 1 ( $\overline{W}$  Controlled)<sup>1</sup>**

| Parameter  | Symbol                   | Min | Max | Unit |
|--|--------------------------|-----|-----|------|
| Write cycle time <sup>2</sup>                        | $t_{AVAV}$               | 45  | -   | ns   |
| Address set-up time                                  | $t_{AVWL}$               | 0   | -   | ns   |
| Address valid to end of write ( $\overline{G}$ high) | $t_{AVWH}$               | 25  | -   | ns   |
| Address valid to end of write ( $\overline{G}$ low)  | $t_{AVWH}$               | 25  | -   | ns   |
| Write pulse width ( $\overline{G}$ high)             | $t_{WLWH}$<br>$t_{WLEH}$ | 20  | -   | ns   |
| Write pulse width ( $\overline{G}$ low)              | $t_{WLWH}$<br>$t_{WLEH}$ | 20  | -   | ns   |
| Data valid to end of write                           | $t_{DVWH}$               | 15  | -   | ns   |
| Data hold time                                       | $t_{WHDX}$               | 0   | -   | ns   |
| Write low to data Hi-Z <sup>3</sup>                  | $t_{WLOZ}$               | 0   | 15  | ns   |
| Write high to output active <sup>3</sup>             | $t_{WHQX}$               | 3   | -   | ns   |
| Write recovery time                                  | $t_{WHAX}$               | 12  | -   | ns   |

<sup>1</sup> All writes occur during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

<sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperature,  $t_{WLOZ}(\text{max}) < t_{WHQX}(\text{min})$

**Figure 3.4 Write Cycle Timing 1 ( $\overline{W}$  Controlled)**





Table 3.5 Write Cycle Timing 2 ( $\bar{E}$  Controlled)<sup>1</sup>

| Parameter  | Symbol                   | Min | Max | Unit |
|--|--------------------------|-----|-----|------|
| Write cycle time <sup>2</sup>                        | $t_{AVAV}$               | 45  | -   | ns   |
| Address set-up time                                  | $t_{AVEL}$               | 0   | -   | ns   |
| Address valid to end of write ( $\bar{G}$ high)      | $t_{AVEH}$               | 25  | -   | ns   |
| Address valid to end of write ( $\bar{G}$ low)       | $t_{AVEH}$               | 25  | -   | ns   |
| Enable to end of write ( $\bar{G}$ high)             | $t_{ELEH}$<br>$t_{ELWH}$ | 20  | -   | ns   |
| Enable to end of write ( $\bar{G}$ low) <sup>3</sup> | $t_{ELEH}$<br>$t_{ELWH}$ | 20  | -   | ns   |
| Data valid to end of write                           | $t_{DVEH}$               | 15  | -   | ns   |
| Data hold time                                       | $t_{EHDX}$               | 0   | -   | ns   |
| Write recovery time                                  | $t_{EHAX}$               | 12  | -   | ns   |

<sup>1</sup> All writes occur during the overlap of  $\bar{E}$  low and  $\bar{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\bar{G}$  goes low at the same time or after  $\bar{W}$  goes low, the output will remain in a high impedance state. After  $\bar{W}$  or  $\bar{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\bar{E}$  being asserted low in one cycle to  $\bar{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

<sup>3</sup> If  $\bar{E}$  goes low at the same time or after  $\bar{W}$  goes low, the output will remain in a high-impedance state. If  $\bar{E}$  goes high at the same time or before  $\bar{W}$  goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 ( $\bar{E}$  Controlled)

**Table 3.6 Write Cycle Timing 3 (Shortened  $t_{WHAX}$ ,  $\overline{W}$  and  $\overline{E}$  Controlled)<sup>1</sup>**


| Parameter  | Symbol                   | Min | Max | Unit |
|--|--------------------------|-----|-----|------|
| Write cycle time <sup>2</sup>                        | $t_{AVAV}$               | 45  | -   | ns   |
| Address set-up time                                  | $t_{AVWL}$               | 0   | -   | ns   |
| Address valid to end of write ( $\overline{G}$ high) | $t_{AVWH}$               | 25  | -   | ns   |
| Address valid to end of write ( $\overline{G}$ low)  | $t_{AVWH}$               | 25  | -   | ns   |
| Write pulse width                                    | $t_{WLWH}$<br>$t_{WLEH}$ | 20  | -   | ns   |
| Data valid to end of write                           | $t_{DVWH}$               | 15  | -   | ns   |
| Data hold time                                       | $t_{WHDX}$               | 0   | -   | ns   |
| Enable recovery time                                 | $t_{EHAX}$               | -2  | -   | ns   |
| Write recovery time <sup>3</sup>                     | $t_{WHAX}$               | 6   | -   | ns   |
| Write to enable recovery time <sup>3</sup>           | $t_{WHEL}$               | 12  | -   | ns   |

<sup>1</sup> All writes occur during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.


<sup>3</sup> If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

**Table 3.6 Write Cycle Timing 3 (Shortened  $t_{WHAX}$ ,  $\overline{W}$  and  $\overline{E}$  Controlled)**



## 4. ORDERING INFORMATION


**Figure 4.1 Part Numbering System**



**Table 4.1 Available Parts**

| Part Number    | Description                                  | Temperature |
|----------------|--|-------------|
| MR256D08BMA45  | Dual Supply 32kx8 MRAM 48-BGA                | Commercial  |
| MR256D08BMA45R | Dual Supply 32kx8 MRAM 48-BGA<br>Tape & Reel | Commercial  |

Figure 5.1 FBGA



Print Version Not To Scale

1. Dimensions in Millimeters.
2. Dimensions and tolerances per ASME Y14.5M - 1994.
3. Maximum solder ball diameter measured parallel to DATUM A
4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.

## 6. REVISION HISTORY

| Revision | Date             | Description of Change   |
|----------|------------------|---|
| 1        | Mar 24, 2010     | Initial Product Release   |
| 2        | Aug 6, 2011      | Corrected Product Density in Table 4.1  |
| 3        | December 9, 2011 | Updated logo and contact information. Figure 2.1 cosmetic update. Figure 5.2 BGA package outline drawing revised for ball size. Added spec values for $I_{DDQ}$ . |
| 3.1      | May 19, 2015     | Revised Everspin contact information.   |
| 3.2      | June 11, 2015    | Corrected Japan Sales Office telephone number.  |
| 3.3      | March 23, 2018   | Updated the Contact Us table  |