


# MR25H256 / MR25H256A

256Kb Serial SPI MRAM

#### **FEATURES**

- No write delays
- Unlimited write endurance
- Data retention greater than 20 years
- Automatic data protection on power loss
- Block write protection
- Fast, simple SPI interface with up to 40 MHz clock rate
- 2.7 to 3.6 Volt power supply range
- · Low current sleep mode
- Industrial and Automotive Grade 1 and Grade 3 temperatures
- Available in 8-DFN or 8-DFN Small Flag RoHS-compliant package.



- Industrial Grade and AEC-Q100 Grade 1 and Grade 3 options
- Moisture Sensitivity MSL-3



8-DFN



Small Flag 8-DFN



## **Product Versions and Options**

**MR25H256A** has been released for mass production and is recommended for all new designs. **MR25H256** remains in mass production but will be subject to eventual phase out and end of life and is not recommended for new designs. Both versions have the same specifications.

MR25H256A Product Options						
Grade	Temperature	Package				
Industrial	-40 to +85 C	8-DFN Small Flag				
Automotive AEC-Q100 Grade 3	-40 to +85 C	8-DFN Small Flag				
Automotive AEC-Q100 Grade 1	-40 to +125 C	8-DFN Small Flag				

MR25H256 Product Options (Not recommended for new designs)					
Grade	Temperature	Package			
Industrial	-40 to +85 C	8-DFN Small Flag			
industriai		8-DFN			
Automotive AEC-Q100 Grade 1	-40 to +125 C	8-DFN Small Flag			
Automotive AEC-Q100 Grade 1	-40 to +123 C	8-DFN			

1

## **TABLE OF CONTENTS**

OVERVIEW	4
Figure 1 – Block Diagram	4
System Configuration	4
Figure 2 – System Configuration	4
DEVICE PIN ASSIGNMENT	5
Figure 3 – Pin Diagram All 8-DFN Packages	5
Table 1 – Pin Functions All 8-DFN Packages	5
SPI COMMUNICATIONS PROTOCOL	6
Table 2 – Command Codes	6
Status Register and Block Write Protection	6
Table 3 – Status Register Bit Assignments	6
Table 4 – Block Memory Write Protection	7
Table 5 – Memory Protection Modes	7
Read Status Register (RDSR)	7
Figure 4 – RDSR	7
Write Enable (WREN)	8
Figure 5 – WREN	8
Write Disable (WRDI)	8
Figure 6 – WRDI	8
Write Status Register (WRSR)	9
Figure 7 – WRSR	9
Read Data Bytes (READ)	10
Figure 8 – READ	10
Write Data Bytes (WRITE)	11
Figure 9 – WRITE	11
Enter Sleep Mode (SLEEP)	12
Figure 10 – SLEEP	12

# **Table of Contents - Continued**

	Exit Sleep Mode (WAKE)	. 12
	Figure 11 – WAKE	.12
ELE	ECTRICAL SPECIFICATIONS	13
	Absolute Maximum Ratings	. 13
	Table 6 – Absolute Maximum Ratings	.13
	Table 7 – Operating Conditions	.14
	Table 8 – DC Characteristics	.14
	Table 9 – Power Supply Characteristics	.14
TIN	NING SPECIFICATIONS	15
	Table 10 – Capacitance	.15
	Table 11 – AC Measurement Conditions	.15
	Figure 12 – Output Load for Impedance Parameter Measurements	.15
	Figure 13 – Output Load for All Other Parameter Measurements	.15
	Power-Up Timing	16
	Table 12 – Power-Up	.16
	Figure 14 – Power-Up Timing	.16
	Synchronous Data Timing	. 17
	Table 13 – AC Timing Parameters	.17
	Figure 15 – Synchronous Data Timing	.19
	Figure 16 – HOLD Timing	.19
OR	DERING INFORMATION	20
	Table 14 – Ordering Part Number Decoder Table	.20
	Table 15 – Ordering Part Numbers	.20
PA	CKAGE OUTLINE DRAWINGS	21
	Figure 17 – 8-DFN Small Flag Package	.21
	Figure 18 – 8-DFN Package	.22
RE	VISION HISTORY	23
НО	W TO REACH US	24

#### **OVERVIEW**

The MR25H256/MR25H256A is a serial MRAM with memory array logically organized as 32Kx8 using the four pin interface of chip select (CS), serial input (SI), serial output (SO) and serial clock (SCK) of the serial peripheral interface (SPI) bus. Serial MRAM implements a subset of commands common to today's SPI EEPROM and Flash components allowing MRAM to replace these components in the same socket and interoperate on a shared SPI bus. Serial MRAM offers superior write speed, unlimited endurance, low standby & operating power, and more reliable data retention compared to available serial memory alternatives.




Figure 1 - Block Diagram

## **System Configuration**

Single or multiple devices can be connected to the bus as shown in Figure 2. Pins SCK, SO and SI are common among devices. Each device requires  $\overline{\text{CS}}$  and  $\overline{\text{HOLD}}$  pins to be driven separately.





Figure 2 - System Configuration

### **DEVICE PIN ASSIGNMENT**

Figure 3 - Pin Diagram All 8-DFN Packages



**Table 1 – Pin Functions All 8-DFN Packages** 

Signal Name	Pin	I/O	Function	Description
CS	1	Input	Chip Select	An active low chip select for the serial MRAM. When chip select is high, the memory is powered down to minimize standby power, inputs are ignored and the serial output pin is Hi-Z. Multiple serial memories can share a common set of data pins by using a unique chip select for each memory.
SO	2	Output	Serial Output	The data output pin is driven during a read operation and remains Hi-Z at all other times. SO is Hi-Z when HOLD is low. Data transitions on the data output occur on the falling edge of SCK.
WP	3	Input	Write Protect	A low on the write protect input prevents write operations to the Status Register.
V <sub>ss</sub>	4	Supply	Ground	Power supply ground pin.
SI	5	Input	Serial Input	All data is input to the device through this pin. This pin is sampled on the rising edge of SCK and ignored at other times. SI can be tied to SO to create a single bidirectional data bus if desired.
SCK	6	Input	Serial Clock	Synchronizes the operation of the MRAM. The clock can operate up to 40 MHz to shift commands, address, and data into the memory. Inputs are captured on the rising edge of clock. Data outputs from the MRAM occur on the falling edge of clock. The serial MRAM supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1). In Mode 0, the clock is normally low. In Mode 3, the clock is normally high. Memory operation is static so the clock can be stopped at any time.
HOLD	7	Input	Hold	A low on the Hold pin interrupts a memory operation for another task. When HOLD is low, the current operation is suspended. The device will ignore transitions on the CS and SCK when HOLD is low. All transitions of HOLD must occur while CS is low.
V <sub>DD</sub>	8	Supply	Power Supply	Power supply voltage from +2.7 to +3.6 volts.

#### SPI COMMUNICATIONS PROTOCOL

MR25H256/MR25H256A can be operated in either SPI Mode 0 (CPOL=0, CPHA =0) or SPI Mode 3 (CPOL=1, CPHA=1). For both modes, inputs are captured on the rising edge of the clock and data outputs occur on the falling edge of the clock. When not conveying data, SCK remains low for Mode 0; while in Mode 3, SCK is high. The memory determines the mode of operation (Mode 0 or Mode 3) based upon the state of the SCK when  $\overline{\text{CS}}$  falls.

All memory transactions start when  $\overline{CS}$  is brought low to the memory. The first byte is a command code. Depending upon the command, subsequent bytes of address are input. Data is either input or output. There is only one command performed per  $\overline{CS}$  active period.  $\overline{CS}$  must go inactive before another command can be accepted. To ensure proper part operation according to specifications, it is necessary to terminate each access by raising  $\overline{CS}$  at the end of a byte (a multiple of 8 clock cycles from  $\overline{CS}$  dropping) to avoid partial or aborted accesses.

**Hex Code** Instruction Description **Binary Code Address Bytes Data Bytes WREN** Write Enable 0000 0110 06h 0 0 **WRDI** Write Disable 0000 0100 04h 0 0 **RDSR** Read Status Register 0000 0101 05h 0 1 0 **WRSR** Write Status Register 0000 0001 01h 1 0000 0011 2 **READ Read Data Bytes** 03h 1 to ∞ 0000 0010 2 WRITE Write Data Bytes 02h 1 to ∞ **Enter Sleep Mode** 1011 1001 0 0 **SLEEP** B9h WAKE Exit Sleep Mode 1010 1011 **ABh** 0 0

**Table 2 – Command Codes** 

## **Status Register and Block Write Protection**

The status register consists of the 8 bits listed in table 2.2. Status register bits BP0 and BP1 define the memory block arrays that are protected as described in table 2.3. The Status Register Write Disable bit (SRWD) is used in conjunction with bit 1 (WEL) and the Write Protection pin  $(\overline{WP})$  as shown in table 2.4 to enable writes to status register bits. The fast writing speed of MR25H256/MR25H256A does not require write status bits. The state of bits 6,5,4, and 0 can be user modified and do not affect memory operation. All bits in the status register are pre-set from the factory to the "0" state.

**Table 3 – Status Register Bit Assignments** 

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SRWD	Don't Care	Don't Care	Don't Care	BP1	BP0	WEL	Don't Care

**Table 4 - Block Memory Write Protection** 

Status Register		Memory Contents			
BP1 BP0		Protected Area	Unprotected Area		
0	0	None	All Memory		
0	1	Upper Quarter	Lower Three-Quarters		
1	0	Upper Half	Lower Half		
1	1	All	None		

**Table 5 – Memory Protection Modes** 


WEL	SRWD	WP	Protected Blacks	Protected Blocks Unprotected Blocks			
WLL	SKWD	VVF	Protected Blocks Onprotected Bloc		Flotected blocks Oliphotected blocks		Register
0	Х	Χ	Protected	Protected	Protected		
1	0	Χ	Protected	Writable	Writable		
1	1	Low	Protected	Writable	Protected		
1	1	High	Protected	Writable	Writable		

When WEL is reset to 0, writes to all blocks and the status register are protected. When WEL is set to 1, BPO and BP1 determine which memory blocks are protected. While SRWD is reset to 0 and WEL is set to 1, status register bits BPO and BP1 can be modified. Once SRWD is set to 1, WP must be high to modify SRWD, BPO and BP1.

## Read Status Register (RDSR)


The Read Status Register (RDSR) command allows the Status Register to be read. The Status Register can be read at any time to check the status of write enable latch bit, status register write protect bit, and block write protect bits. For MR25H256/MR25H256A, the write in progress bit (bit 0) is not written by the memory because there is no write delay. The RDSR command is entered by driving  $\overline{\text{CS}}$  low, sending the command code, and then driving  $\overline{\text{CS}}$  high.

Figure 4 – RDSR



#### **Write Enable (WREN)**


The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit in the status register to 1. The WEL bit must be set prior to writing in the status register or the memory. The WREN command is entered by driving  $\overline{CS}$  low, sending the command code, and then driving  $\overline{CS}$  high.



#### Write Disable (WRDI)

The Write Disable (WRDI) command resets the WEL bit in the status register to 0. This prevents writes to status register or memory. The WRDI command is entered by driving  $\overline{CS}$  low, sending the command code, and then driving  $\overline{CS}$  high.


The WEL bit is reset to 0 on power-up or completion of WRDI.



#### **Write Status Register (WRSR)**

The Write Status Register (WRSR) command allows new values to be written to the Status Register. The WRSR command is not executed unless the Write Enable Latch (WEL) has been set to 1 by executing a WREN command while pin WP and bit SRWD correspond to values that make the status register writable as seen in table 2.4. Status Register bits are non-volatile with the exception of the WEL which is reset to 0 upon power cycling.


The WRSR command is entered by driving  $\overline{\text{CS}}$  low, sending the command code and status register write data byte, and then driving  $\overline{\text{CS}}$  high.



#### **Read Data Bytes (READ)**

The Read Data Bytes (READ) command allows data bytes to be read starting at an address specified by the 16-bit address. Only address bits 0-14 are decoded by the memory. The data bytes are read out sequentially from memory until the read operation is terminated by bringing  $\overline{CS}$  high The entire memory can be read in a single command. The address counter will roll over to 0000h when the address reaches the top of memory.

The READ command is entered by driving  $\overline{CS}$  low and sending the command code. The memory drives the read data bytes on the SO pin. Reads continue as long as the memory is clocked. The command is terminated by bring  $\overline{CS}$  high.




#### **Write Data Bytes (WRITE)**

The Write Data Bytes (WRITE) command allows data bytes to be written starting at an address specified by the 16-bit address. Only address bits 0-14 are decoded by the memory. The data bytes are written sequentially in memory until the write operation is terminated by bringing  $\overline{CS}$  high. The entire memory can be written in a single command. The address counter will roll over to 0000h when the address reaches the top of memory.

Unlike EEPROM or Flash Memory, MRAM can write data bytes continuously at its maximum rated clock speed without write delays or data polling. Back to back WRITE commands to any random location in memory can be executed without write delay. MRAM is a random access memory rather than a page, sector, or block organized memory making it ideal for both program and data storage.

The WRITE command is entered by driving  $\overline{CS}$  low, sending the command code, and then sequential write data bytes. Writes continue as long as the memory is clocked. The command is terminated by bringing  $\overline{CS}$  high.




#### **Enter Sleep Mode (SLEEP)**

The Enter Sleep Mode (SLEEP) command turns off all MRAM power regulators in order to reduce the overall chip standby power to 3  $\mu$ A typical. The SLEEP command is entered by driving  $\overline{CS}$  low, sending the command code, and then driving  $\overline{CS}$  high. The standby current is achieved after time, <sup>t</sup>DP. If power is removed when the part is in sleep mode, upon power restoration, the part enters normal standby. The only valid command following SLEEP mode entry is a WAKE command.

#### **Exit Sleep Mode (WAKE)**

The Exit Sleep Mode (WAKE) command turns on internal MRAM power regulators to allow normal operation. The WAKE command is entered by driving  $\overline{CS}$  low, sending the command code, and then driving  $\overline{CS}$  high. The memory returns to standby mode after <sup>t</sup>RDP. The  $\overline{CS}$  pin must remain high until the <sup>t</sup>RDP period is over.



#### **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the field intensity specified in the maximum ratings.

**Table 6 – Absolute Maximum Ratings** 

Symbol	Parameter Conditions		Value <sup>1</sup>	Unit
V <sub>DD</sub>	Supply voltage <sup>2</sup>	All	-0.5 to 4.0	V
V <sub>IN</sub>	Voltage on any pin <sup>2</sup>	AII	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>OUT</sub>	Output current per pin	AII	±20	mA
P <sub>D</sub>	Package power dissipation <sup>3</sup>	AII	0.600	W
		Industrial	-45 to 95	°C
T <sub>BIAS</sub>	Temperature under bias	AEC-Q100 Grade 3	-45 to 95	°C
		AEC-Q100 Grade 1	-45 to 135	°C
T <sub>stg</sub>	Storage Temperature	AII	-55 to 150	°C
T <sub>Lead</sub>	Lead temperature during solder (3 minute max)	All	260	°C
H <sub>max_write</sub>	Maximum magnetic field (Write)	During Write	12,000	A/m
H <sub>max_read</sub>	Maximum magnetic field (Read or Standby)	During Read or Standby	12,000	A/m

#### Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to  $V_{SS}$ . The DC value of  $V_{IN}$  must not exceed actual applied  $V_{DD}$  by more than 0.5V. The AC value of  $V_{IN}$  must not exceed applied  $V_{DD}$  by more than 2V for 10ns with  $I_{IN}$  limited to less than 20mA.
- 3. Power dissipation capability depends on package characteristics and use environment.

**Table 7 - Operating Conditions** 

Symbol	Parameter	Grade	Min	Typical	Max	Unit
		Industrial	2.7	-	3.6	V
V <sub>DD</sub>	Power supply voltage	AEC-Q100 Grade 3	2.7	-	3.6	V
		AEC-Q100 Grade1	3.0	-	3.6	V
V <sub>IH</sub>	Input high voltage	All	2.2	-	$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input low voltage	All	-0.5	-	0.8	V
		Industrial	-40	-	85	°C
T <sub>A</sub>	Temperature under bias	AEC-Q100 Grade 3	-40	-	85	°C
		AEC-Q100 Grade 1 <sup>1</sup>	-40	-	125	°C

<sup>1.</sup> AEC-Q100 Grade 1 temperature profile assumes 10 percent duty cycle at maximum temperature (2 years out of 20-year life.)

**Table 8 – DC Characteristics** 

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
I <sub>LI</sub>	Input leakage current	All	-	-	±1	μΑ
I <sub>LO</sub>	Output leakage current	All	-	-	±1	μΑ
V	Output low voltage	I <sub>OL</sub> = +4 mA	-	-	0.4	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = +100 \mu A$	-	-	V <sub>SS</sub> + 0.2v	V
		I <sub>OH</sub> = -4 mA	2.4	-	-	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.2	-	-	V

**Table 9 – Power Supply Characteristics** 

Symbol	Parameter	Conditions	Typical	Max	Unit
	Active Read Current	@ 1 MHz	2.5	3	mA
DDR	Active head Current	@ 40 MHz	6	10	mA
	Active Write Current	@ 1 MHz	8	13	mA
DDW		@ 40 MHz	23	27	mA
I <sub>SB</sub>	Standby Current	CS High <sup>1</sup>	90	115	μΑ
I <sub>ZZ</sub>	Standby Sleep Mode Current	CS High	7	30	μΑ

<sup>1.</sup>  $I_{SB}$  current is specified with  $\overline{CS}$  high and the SPI bus inactive.

### **TIMING SPECIFICATIONS**

**Table 10 - Capacitance** 

Symbol	Parameter	Typical	Max <sup>1</sup>	Unit
C <sub>In</sub>	Control input capacitance	1	6	pF
C <sub>I/O</sub>	Input/Output capacitance	-	8	pF

<sup>1.</sup> f = 1.0 MHz, dV = 3.0 V,  $T_A = 25$  °C, periodically sampled rather than 100% tested.

**Table 11 – AC Measurement Conditions** 

Parameter	Value	Unit				
Logic input timing measurement reference level	1.5	V				
Logic output timing measurement reference level	1.5	V				
Logic input pulse levels	0 or 3.0	V				
Input rise/fall time	2	ns				
Output load for low and high impedance parameters	See Fig	jure 4.1				
Output load for all other timing parameters See Figure 4.2						

Figure 12 – Output Load for Impedance Parameter Measurements





Figure 13 - Output Load for All Other Parameter Measurements




### **Power-Up Timing**

The MR25H256/MR25H256A is not accessible for a start-up time  $^tPU = 400~\mu s$  after power up. Users must wait this time from the time when  $V_{DD}$  (min) is reached until the first  $\overline{CS}$  low to allow internal voltage references to become stable. The  $\overline{CS}$  signal should be pulled up to  $V_{DD}$  so that the signal tracks the power supply during power-up sequence.

Table 12 - Power-Up

Symbol	Parameter	Min	Typical	Max	Unit
V <sub>WI</sub>	Write Inhibit Voltage	2.2	1	2.7	V
<sup>t</sup> PU	Startup Time	400	-	-	μs

Figure 14 – Power-Up Timing



# **Synchronous Data Timing**

**Table 13 – AC Timing Parameters** 

Over the Operating Temperature Range and C <sub>L</sub> = 30 pF											
Symbol	Parameter		Min	Max	Unit						
<sup>f</sup> SCK	SCK Clock Frequ	iency		0	40	MHz					
<sup>t</sup> RI	Input Rise Time			-	50	ns					
<sup>t</sup> RF	Input Fall Time			-	50	ns					
<sup>t</sup> WH	SCK High Time			11	-	ns					
<sup>t</sup> WL	SCK Low Time			11	-	ns					
Synchronous	Synchronous Data Timing (See "Figure 15 – Synchronous Data Timing" on page 19										
<sup>t</sup> CS	CS High Time			40	-	ns					
<sup>t</sup> CSS	CS Setup Time			10	-	ns					
<sup>t</sup> CSH	CS Hold Time			10	-	ns					
<sup>t</sup> SU	Data In Setup Ti	me		5	-	ns					
<sup>t</sup> H	Data In Hold Tir	ne		5	-	ns					
			V <sub>DD</sub> = 2.7 to 3.6v.	0	10	ns					
		Industrial Grade	V <sub>DD</sub> = 3.0 to 3.6v.	0	9	ns					
<sup>t</sup> V	Output Valid	AFC 0 100 C   1	V <sub>DD</sub> = 2.7 to 3.6v.	0	10	ns					
		AEC Q-100 Grade 3	V <sub>DD</sub> = 3.0 to 3.6v.	0	9	ns					
		AEC Q-100 Grade 1	0	10	ns						
		Table contin	ues next page.								

# **AC Timing Parameters (Continued)**

Symbol	Parameter	Min	Max	Unit
<sup>t</sup> HO	Output Hold Time	0	ı	ns
HOLD Timing				
<sup>t</sup> HD	HOLD Setup Time	10	-	ns
<sup>t</sup> CD	HOLD Hold Time	10	-	ns
<sup>t</sup> LZ	HOLD to Output Low Impedance	-	20	ns
<sup>t</sup> HZ	HOLD to Output High Impedance	-	20	ns
Other Timing	Specifications (See "Figure 16 – HOLD Timing" on page 19)			
<sup>t</sup> WPS	WP Setup To CS Low	5	-	ns
<sup>t</sup> WPH	WP Hold From CS High	5	-	ns
<sup>t</sup> DP	Sleep Mode Entry Time	3	-	μs
<sup>t</sup> RDP	Sleep Mode Exit Time	400	-	μs
<sup>t</sup> DIS	Output Disable Time	12	-	ns

Figure 15 – Synchronous Data Timing





Figure 16 - HOLD Timing



#### **ORDERING INFORMATION**

**Table 14 – Ordering Part Number Decoder Table** 

			Memory	Speed	Voltage	Density	Revision	Temp	Package	Grade
Exar	MR	25	н	256	А	С	DF			
Everspin MRAM		MR								
40 MHz		25								
3.0v. Vdd		Н			-					
256 Kb		256				2				
No Revision		Blank								
Revision A		Α								
Revision B		В								
Industrial	-40 to 85°C	С								
AEC Q-100 Grade 3	-40 to 85°C	Р								
AEC-Q100 Grade 1	-40 to 125°C	М								
8-pin DFN		DC							-	
8-pin DFN Tape and Re	eel	DCR								
8-pin DFN (small flag)	in Tray	DF								
8-pin DFN (small flag)	Tape and Reel	DFR								
Engineering Samples		ES								6
Customer Samples		CS								
Mass Production		Blank								

**Table 15 – Ordering Part Numbers** 

Grade	Temperature	Package	<b>Shipping Container</b>	Order Part Number
Industrial	-40 to +85 C	8-DFN Small Flag	Trays	MR25H256ACDF
industriai	-40 t0 +63 C	6-DFN Siliali Flag	Tape and Reel	MR25H256ACDFR
AEC-Q100 Grade 3	-40 to +85 C	8-DFN Small Flag	Trays	MR25H256APDF
AEC-Q100 Grade 3	-40 t0 +63 C	6-DFN Siliali Flag	Tape and Reel	MR25H256APDFR
AEC-Q100 Grade 1	-40 to +125 C	8-DFN Small Flag	Trays	MR25H256AMDF
AEC-Q100 Grade 1	-40 to +123 C	6-DFN Siliali Flag	Tape and Reel	MR25H256AMDFR
Industrial	40 to 195 C	O DEN Consil Flag	Trays	MR25H256CDF <sup>1</sup>
industriai	-40 to +85 C	8-DFN Small Flag	Tape and Reel	MR25H256CDFR <sup>1</sup>
Industrial	-40 to +85 C	8-DFN	Trays	MR25H256CDC <sup>1</sup>
industriai	-40 t0 +63 C	O-DEN	Tape and Reel	MR25H256CDCR <sup>1</sup>
AEC 0100 Grado 1	-40 to +125 C	8-DFN Small Flag	Trays	MR25H256MDF <sup>1</sup>
AEC-Q100 Grade 1	-40 t0 +123 C	6-DFN Siliali Flag	Tape and Reel	MR25H256MDFR <sup>1</sup>
AEC 0100 Crada 1	-40 to +125 C	8-DFN	Trays	MR25H256MDC <sup>1</sup>
AEC-Q100 Grade 1	<del>-4</del> 0 t0 +125 C	0-DLIN	Tape and Reel	MR25H256MDCR <sup>1</sup>


#### Note:

1. Not recommended for new designs.

### **PACKAGE OUTLINE DRAWINGS**



Figure 17 – 8-DFN Small Flag Package



Dimension	Α	В	С	D	E	F	G	Н	I	J	K	L	М
Max	5.10	6.10	0.90	-	0.45	0.05	1.54	0.70	2.10	2.10	0.210	-	-
Nominal	5.00	6.00	0.85	1.27 BSC	0.40	-	1.40	0.60	2.00	2.00	0.200	C0.45	R0.20
Min	4.90	5.90	0.80	-	0.35	0.00	1.26	0.50	1.90	1.90	0.190	-	-


#### NOTE:

- 1. All dimensions are in mm. Angles in degrees.
- 2. Coplanarity applies to the exposed pad as well as the terminals. Coplanarity shall be within 0.08 mm.
- 3. Refer to JEDEC MO-229-E



## Figure 18 – 8-DFN Package

Not Recommended for New Designs



Dimension	Α	В	С	D	E	F	G	Н	I	J	K	L	М	N
Max.	5.10	6.10	1.00	1.27	0.45	0.05	0.35	0.70	4.20	4.20	0.261	C0.35	R0.20	0.05
Min.	4.90	5.90	0.90	BSC	0.35	0.00	Ref.	0.50	4.00	4.00	0.195	CU.33	NU.20	0.00

#### NOTE:

- 1. All dimensions are in mm. Angles in degrees.
- 2. Coplanarity applies to the exposed pad as well as the terminals. Coplanarity shall be within 0.08 mm.
- 3. Warpage shall not exceed 0.10 mm.
- 4. Refer to JEDEC MO-229-E

## **REVISION HISTORY**

Revision	Date	Description of Change
0.1	June 1, 2015	First Draft
0.2	September 29, 2015	Added Grade 3 parameters to Table 4.4 and reformatted the table.
0.3	November 2, 2015	Revised Part Number Decoder Table.
1.0	October 1, 2016	Production release. Removed all Preliminary status statements and indications. Added nominal values to DFN package outline dimensions table.
1.1	October 12, 2016	Combined with MR25H256 to make single data sheet for both product families.
1.2	December 13, 2016	Revised product name in header.
1.3	December 20, 2016	Minor Revisions. 8-DFN package option will remain.
1.4	February 1, 2017	Added <sup>t</sup> HO and <sup>t</sup> V relationship to Synchronous Data Timing
1.5	March 23, 2018	Updated the Contact Us table