

FEATURES

- Fast 35 ns Read/Write cycle
- SRAM compatible timing, uses existing SRAM controllers without redesign
- Unlimited Read & Write endurance
- Data non-volatile for >20 years at temperature
- One memory replaces Flash, SRAM, EEPROM and BBSRAM in a system for simpler, more efficient design
- Replaces battery-backed SRAM solutions with MRAM to improve reliability
- 3.3 volt power supply
- Automatic data protection on power loss
- Commercial, Industrial, Extended temperatures
- AEC-Q100 Grade 1 option
- All products meet MSL-3 moisture sensitivity level
- RoHS-compliant SRAM TSOP2 and BGA Packages

48-ball BGA

INTRODUCTION

The **MR2A16A** is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The **MR2A16A** offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The **MR2A16A** is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **M2A16A** is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The **MR2A16A** provides highly reliable data storage over a wide range of temperatures. The product is offered with Commercial (0 to +70 °C), Industrial (-40 to +85 °C), Extended (-40 to +105 °C), and AEC-Q100 Grade 1 (-40 to +125 °C) operating temperature range options.

MR2A16A

TABLE OF CONTENTS

TABLE OF CONTENTS (CONT'D)

BLOCK DIAGRAM AND PIN ASSIGNMENTS

Figure 1 – Block Diagram

Table 1 – Pin Functions

44-Pin TSOP Type2 48-Pin BGA

Table 2 – Operating Modes

Notes:

- 1. $H = high, L = low, X = don't care$
- 2. $Hi-Z = high impedance$

ABSOLUTE MAXIMUM RATINGS

Table 3 – Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. 1

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

2. All voltages are referenced to V_{SS} .
3. Power dissipation capability depe

Power dissipation capability depends on package characteristics and use environment.

OPERATING CONDITIONS

Notes:

1. There is a 2 ms startup time once V_{DD} exceeds V_{DD} (max). See "Power Up and Power Down Sequencing" on page 8.

2. V_{IH} (max) = V_{DD} + 0.3 V_{DC} ; V_{IH} (max) = V_{DD} + 2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

3. V_{IL}(min) = -0.5 V_{DC} ; V_{IL}(min) = -2.0 V_{AC} (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

4. AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2 years out of 20 years life.)

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds $V_{DD}(min)$, there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The E and W control signals should track V_{DD} on power up to V_{DD}-0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{W1} , writes are protected and a startup time must be observed when power returns above $V_{DD}(min)$.

Figure 3 – Power Up and Power Down Sequencing Timing Diagram

DC CHARACTERISTICS

Table 4 – DC Characteristics

Table 5 – Power Supply Characteristics

Notes:

1. All active current measurements are measured with one address transition per cycle and at minimum cycle time.

TIMING SPECIFICATIONS

Table 6 – Capacitance

Notes:

1. $f = 1.0$ MHz, dV = 3.0 V, $T_A = 25$ °C, periodically sampled rather than 100% tested.

Table 7 – AC Measurement Conditions

Figure 4 – Output Load Test Low and High

Figure 5 – Output Load Test All Others

Read Mode

Table 8 – Read Cycle Timing

Notes:

1. \overline{W} is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

- 2. Addresses valid before or at the same time \bar{E} goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.

Figure 6 – Read Cycle 1

Write Mode

Table 9 – Write Cycle Timing 1 (W Controlled)

Notes:

- 1. All write occurs during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , E or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperate, $t_{WLQZ}(max) < t_{WHQX}(min)$

Figure 8 – Write Cycle Timing 1 (W Controlled)

Table 10 – Write Cycle Timing 2 (E Controlled)

Notes:

- 1. All write occurs during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \bar{E} being asserted low in one cycle to \bar{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If \bar{E} goes low at the same time or after W goes low, the output will remain in a high-impedance state. If \bar{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.

Notes:

- 1. All write occurs during the overlap of \bar{E} low and \bar{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{LB}/\overline{UB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.

Figure 10 – Write Cycle Timing 3 (LB / UB Controlled)

ORDERING INFORMATION

Table 12 – Ordering Part Number System for Parallel I/O MRAM

Table 13 – MR2A16A Ordering Part Numbers

PACKAGE OUTLINE DRAWINGS

Figure 11 – 44-TSOP2 Package Outline

Figure 12 – 48-FBGA Packge Outline

Notes:
1. 1. Dimensions in Millimeters.
2. Dimensions and tolerances

2. Dimensions and tolerances per ASME Y14.5M
 \sim -1994.

3. Maximum solder ball diameter measured paral-
 $\frac{1}{\sqrt{2}}$ DATUM A, the seating plane is determined by
 $\frac{1}{\sqrt{2}}$ the spherical crowns of the solder balls.

5. Parallelism measurement shall exclude any effract of mark on top surface of package.

REVISION HISTORY

