

FEATURES

- Fast 35 ns Read/Write cycle
- SRAM compatible timing, uses existing SRAM controllers without redesign
- Unlimited Read & Write endurance
- Data non-volatile for >20 years at temperature
- One memory replaces Flash, SRAM, EEPROM and BBSRAM in a system for simpler, more efficient design
- Replaces battery-backed SRAM solutions with MRAM to improve reliability
- 3.3 volt power supply
- Automatic data protection on power loss
- Commercial, Industrial, Extended temperatures
- AEC-Q100 Grade 1 option
- All products meet MSL-3 moisture sensitivity level
- RoHS-compliant SRAM TSOP2 and BGA Packages

256K x 16 MRAM Memory







INTRODUCTION

The MR2A16A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The MR2A16A offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The MR2A16A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **M2A16A** is available in a small footprint 48-pin ball grid array (BGA) package and a 44-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The MR2A16A provides highly reliable data storage over a wide range of temperatures. The product is offered with Commercial (0 to +70 °C), Industrial (-40 to +85 °C), Extended (-40 to +105 °C), and AEC-Q100 Grade 1 (-40 to +125 °C) operating temperature range options.



TABLE OF CONTENTS

| FEATURES | 1 |
|-----------------------------------------------------------|----|
| INTRODUCTION | 1 |
| BLOCK DIAGRAM AND PIN ASSIGNMENTS | 4 |
| Figure 1 – Block Diagram | 4 |
| Table 1 – Pin Functions | 4 |
| Figure 2 – Pin Diagrams for Available Packages (Top View) | 5 |
| Table 2 – Operating Modes | 5 |
| ABSOLUTE MAXIMUM RATINGS | 6 |
| Table 3 – Absolute Maximum Ratings | 6 |
| OPERATING CONDITIONS | 7 |
| Power Up and Power Down Sequencing | 8 |
| Figure 3 – Power Up and Power Down Diagram | 8 |
| DC CHARACTERISTICS | 9 |
| Table 4 – DC Characteristics | 9 |
| Table 5 – Power Supply Characteristics | 9 |
| TIMING SPECIFICATIONS | 10 |
| Table 6 – Capacitance | 10 |
| Table 7 – AC Measurement Conditions | 10 |
| Figure 4 – Output Load Test Low and High | 10 |
| Figure 5 – Output Load Test All Others | 10 |
| Read Mode | 11 |
| Table 8 – Read Cycle Timing | 11 |
| Figure 6 – Read Cycle 1 | 11 |
| Figure 7 – Read Cycle 2 | 11 |
| Write Mode | 12 |
| Table 9 – Write Cycle Timing 1 (W Controlled) | 12 |



TABLE OF CONTENTS (CONT'D)

| | Figure 8 – Write Cycle Timing 1 (W Controlled) | .12 |
|-----|----------------------------------------------------------------------|-----|
| | Table 10 – Write Cycle Timing 2 (E Controlled) | .13 |
| | Figure 9 – Write Cycle Timing 2 (E Controlled) | .13 |
| | Table 11 – Write Cycle Timing 3 (LB / UB Controlled) | .14 |
| | Figure 10 – Write Cycle Timing 3 (LB / UB Controlled) | .14 |
| ORD | DERING INFORMATION | 15 |
| | Table 12 – Ordering Part Number System for Parallel I/O MRAM | .15 |
| | Table 13 – MR2A16A Ordering Part Numbers | .16 |
| PAC | KAGE OUTLINE DRAWINGS | 17 |
| | Figure 11 – 44-TSOP2 Package Outline | .17 |
| | Figure 12 – 48-FBGA Packge Outline | .18 |
| REV | ISION HISTORY | 19 |
| HOV | N TO CONTACT US | 20 |



BLOCK DIAGRAM AND PIN ASSIGNMENTS





Figure 1 – Block Diagram


Table 1 – Pin Functions

| Signal Name | Function |
|-----------------|-------------------|
| А | Address Input |
| Ē | Chip Enable |
| \overline{W} | Write Enable |
| G | Output Enable |
| UB | Upper Byte Enable |
| LB | Lower Byte Enable |
| DQ | Data I/O |
| V_{DD} | Power Supply |
| V _{SS} | Ground |
| DC | Do Not Connect |
| NC | No Connection |



Figure 2 – Pin Diagrams for Available Packages (Top View)





44-Pin TSOP Type2

48-Pin BGA

Table 2 - Operating Modes

| E 1 | G ¹ | W ¹ | LB ¹ | UB ¹ | Mode | V _{DD} Current | DQL[7:0] ² | DQU[15:8] ² |
|-----|----------------|----------------|-----------------|-----------------|------------------|-------------------------------------|-----------------------|------------------------|
| Н | Х | Х | Х | Х | Not selected | I _{SB1} , I _{SB2} | Hi-Z | Hi-Z |
| L | Н | Н | Х | Х | Output disabled | I _{DDR} | Hi-Z | Hi-Z |
| L | Х | Х | Н | Н | Output disabled | I _{DDR} | Hi-Z | Hi-Z |
| L | L | Н | L | Н | Lower Byte Read | I _{DDR} | D _{Out} | Hi-Z |
| L | L | Н | Н | L | Upper Byte Read | I _{DDR} | Hi-Z | D _{Out} |
| L | L | Н | L | L | Word Read | I _{DDR} | D _{Out} | D _{Out} |
| L | Χ | L | L | Н | Lower Byte Write | l _{DDW} | D _{in} | Hi-Z |
| L | Х | L | Н | L | Upper Byte Write | I_{DDW} | Hi-Z | D _{in} |
| L | Х | L | L | L | Word Write | I_{DDW} | D _{in} | D _{in} |

- 1. H = high, L = low, X = don't care
- 2. Hi-Z = high impedance



ABSOLUTE MAXIMUM RATINGS

Table 3 – Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. ¹

| Symbol | Parameter | Temp Range | Package | Value | Unit | |
|------------------------|-----------------------------------------------|-----------------------|------------|-------------------------------|-------|--|
| V _{DD} | Supply voltage ² | - | - | -0.5 to 4.0 | V | |
| V _{IN} | Voltage on any pin ² | - | - | -0.5 to V _{DD} + 0.5 | V | |
| I _{OUT} | Output current per pin | - | - | ±20 | mA | |
| P_{D} | Package power dissipation ³ | - | Note 3 | 0.600 | W | |
| | | Commercial | - | -10 to 85 | | |
| | Tomporature under hisc | Industrial | - | -45 to 95 | . ℃ | |
| T _{BIAS} | Temperature under bias | Extended | - | -45 to 110 | ي | |
| | | AEC-Q100 Grade 1 | - | -45 to 130 | | |
| T _{stg} | Storage Temperature | - | - | -55 to 150 | °C | |
| T _{Lead} | Lead temperature during solder (3 minute max) | - | - | 260 | °C | |
| | | Commercial | TSOP2, BGA | 2,000 | | |
| l | Maximum magnetic field during write | | BGA | 2,000 | 1 | |
| H _{max_write} | | Industrial, Extended | TSOP2 | 10,000 | A/m | |
| | | AEC-Q100 Grade 1 | TSOP2 | 2,000 | | |
| | | Commercial | TSOP2, BGA | 8,000 | | |
| | Maximum magnetic field during | Industrial, Extended | BGA | 8,000 |] ,/m | |
| H _{max_read} | read or standby | industrial, Exterided | TSOP2 | 10,000 | A/m | |
| | | AEC-Q100 Grade 1 | TSOP2 | 8,000 | | |

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to V_{SS} .
- Power dissipation capability depends on package characteristics and use environment.



OPERATING CONDITIONS

| Parameter | Symbol | Min | Typical | Max | Unit |
|--------------------------------------------------------------------------------------------------------------------------------|-----------------|------------------------|---------|------------------------|------|
| Power supply voltage ¹ | V_{DD} | 3.0 | 3.3 | 3.6 | V |
| Write inhibit voltage | V _{WI} | 2.5 | 2.7 | 3.0 ¹ | V |
| Input high voltage | V _{IH} | 2.2 | - | $V_{DD} + 0.3^{2}$ | V |
| Input low voltage | V _{IL} | -0.5 ³ | - | 0.8 | V |
| Temperature under bias MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended) MR2A16AM (AEC-Q100 Grade 1) ⁴ | T _A | 0 -40 -40 -40 | | 70 85 105 125 | °C |

Notes:

- 1. There is a 2 ms startup time once V_{DD} exceeds V_{DD} (max). See "Power Up and Power Down Sequencing" on page 8.
- $2. \hspace{0.5cm} V_{IH}(max) = V_{DD} + 0.3 \ V_{DC}; \ V_{IH}(max) = V_{DD} + 2.0 \ V_{AC} \ (pulse \ width \leq 10 \ ns) \ for \ I \leq 20.0 \ mA.$
- 3. $V_{IL}(min) = -0.5 V_{DC}$; $V_{IL}(min) = -2.0 V_{AC}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.
- 4. AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2 years out of 20 years life.)

7



Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds V_{DD} (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The E and W control signals should track V_{DD} on power up to V_{DD}^{-} 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above V_{DD} (min).




Figure 3 – Power Up and Power Down Sequencing Timing Diagram



DC CHARACTERISTICS

Table 4 – DC Characteristics

| Parameter | Symbol | Min | Typical | Max | Unit |
|------------------------------------------------------------------------------|---------------------|------------------------------|---------|------------------------------|------|
| Input leakage current | l _{lkg(I)} | - | - | ±1 | μΑ |
| Output leakage current | I _{lkg(O)} | - | - | ±1 | μΑ |
| Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$ | V _{OL} | - | - | 0.4 V _{SS} + 0.2 | V |
| Output high voltage $(I_{OH} = -4 \text{ mA})$ $(I_{OH} = -100 \mu\text{A})$ | V _{OH} | 2.4 V _{DD} - 0.2 | - | - | V |

Table 5 – Power Supply Characteristics

| Parameter | Symbol | Typical | Max | Unit |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------------|--------------------------|------|
| AC active supply current - read modes ¹ $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$ | I _{DDR} | 55 | 80 | mA |
| AC active supply current - write modes ¹ (V _{DD} = max) Commercial Grade Industrial Grade Extended Grade AEC-Q100 Grade | I _{DDW} | 105 105 105 105 | 155 165 165 165 | mA |
| AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs | I _{SB1} | 18 | 28 | mA |
| CMOS standby current $(\overline{E} \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max}, f = 0 \text{ MHz})$ | I _{SB2} | 9 | 12 | mA |

^{1.} All active current measurements are measured with one address transition per cycle and at minimum cycle time.



TIMING SPECIFICATIONS

Table 6 - Capacitance

| Parameter ¹ | Symbol | Typical | Max | Unit |
|---------------------------|------------------|---------|-----|------|
| Address input capacitance | C _{In} | - | 6 | pF |
| Control input capacitance | C _{In} | - | 6 | pF |
| Input/Output capacitance | C _{I/O} | - | 8 | рF |

Table 7 – AC Measurement Conditions

| Parameter | Value | Unit |
|---------------------------------------------------------|--------------|--------|
| Logic input timing measurement reference level | 1.5 | V |
| Logic output timing measurement reference level | 1.5 | V |
| Logic input pulse levels | 0 or 3.0 | V |
| Input rise/fall time | 2 | ns |
| Output load for low and high impedance parameters See F | | gure 4 |
| Output load for all other timing parameters | See Figure 5 | |

Figure 4 – Output Load Test Low and High





Figure 5 - Output Load Test All Others



^{1.} f = 1.0 MHz, dV = 3.0 V, $T_A = 25$ °C, periodically sampled rather than 100% tested.



Read Mode

Table 8 - Read Cycle Timing

| Parameter ¹ | Symbol | Min | Max | Unit |
|-------------------------------------------------|-------------------|-----|-----|------|
| Read cycle time | ^t AVAV | 35 | - | ns |
| Address access time | ^t AVQV | - | 35 | ns |
| Enable access time ² | ^t ELQV | - | 35 | ns |
| Output enable access time | ^t GLQV | - | 15 | ns |
| Byte enable access time | ^t BLQV | - | 15 | ns |
| Output hold from address change | ^t AXQX | 3 | - | ns |
| Enable low to output active ³ | ^t ELQX | 3 | - | ns |
| Output enable low to output active ³ | ^t GLQX | 0 | - | ns |
| Byte enable low to output active ³ | ^t BLQX | 0 | - | ns |
| Enable high to output Hi-Z ³ | ^t EHQZ | 0 | 15 | ns |
| Output enable high to output Hi-Z ³ | ^t GHQZ | 0 | 10 | ns |
| Byte high to output Hi-Z ³ | ^t BHQZ | 0 | 10 | ns |

Notes:

- 1. W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
- 2. Addresses valid before or at the same time \overline{E} goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.

Figure 6 – Read Cycle 1





Figure 7 – Read Cycle 2





Write Mode

Table 9 – Write Cycle Timing 1 (W Controlled)

| Parameter ¹ | Symbol | Min | Max | Unit |
|------------------------------------------|----------------------------------------|-----|-----|------|
| Write cycle time ² | ^t AVAV | 35 | - | ns |
| Address set-up time | ^t AVWL | 0 | - | ns |
| Address valid to end of write (G high) | ^t AVWH | 18 | - | ns |
| Address valid to end of write (G low) | ^t AVWH | 20 | - | ns |
| Write pulse width (G high) | ^t WLWH ^t WLEH | 15 | - | ns |
| Write pulse width (G low) | ^t WLWH ^t WLEH | 15 | - | ns |
| Data valid to end of write | ^t DVWH | 10 | - | ns |
| Data hold time | tWHDX | 0 | - | ns |
| Write low to data Hi-Z ³ | tWLQZ | 0 | 12 | ns |
| Write high to output active ³ | tWHQX | 3 | - | ns |
| Write recovery time | tWHAX | 12 | - | ns |

- 1. All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperate, $t_{WLQZ}(max) < t_{WHQX}(min)$




Figure 8 – Write Cycle Timing 1 (W Controlled)




Table 10 – Write Cycle Timing 2 (E Controlled)

| Parameter ¹ | Symbol | Min | Max | Unit |
|---------------------------------------------|----------------------------------------|---------|-----|------|
| Write cycle time ² | ^t AVAV | 35 | - | ns |
| Address set-up time | ^t AVEL | tAVEL 0 | | ns |
| Address valid to end of write (G high) | ^t AVEH | 18 | - | ns |
| Address valid to end of write (G low) | ^t AVEH | 20 | - | ns |
| Enable to end of write (G high) | ^t ELEH ^t ELWH | 15 | - | ns |
| Enable to end of write (G low) ³ | ^t ELEH ^t ELWH | 15 | - | ns |
| Data valid to end of write | ^t DVEH | 10 | - | ns |
| Data hold time | ^t EHDX | 0 | - | ns |
| Write recovery time | ^t EHAX | 12 | - | ns |

- 1. All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.

Figure 9 – Write Cycle Timing 2 (E Controlled)





| Table 11 – Write Cycle Timing 3 (LB / UB Contr |
|------------------------------------------------|
|------------------------------------------------|

| Parameter ¹ | Symbol | Min | Max | Unit |
|------------------------------------------------------|----------------------------------------|-----|-----|------|
| Write cycle time ² | ^t AVAV | 35 | - | ns |
| Address set-up time | ^t AVBL | 0 | - | ns |
| Address valid to end of write (\overline{G} high) | ^t AVBH | 18 | - | ns |
| Address valid to end of write $(\overline{G} low)$ | ^t AVBH | 20 | - | ns |
| Write pulse width (G high) | ^t BLEH ^t BLWH | 15 | - | ns |
| Write pulse width (G low) | ^t BLEH ^t BLWH | 15 | - | ns |
| Data valid to end of write | ^t DVBH | 10 | - | ns |
| Data hold time | ^t BHDX | 0 | | ns |
| Write recovery time | ^t BHAX | 12 | - | ns |

- 1. All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{LB}/\overline{UB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.




Figure 10 – Write Cycle Timing 3 (LB / UB Controlled)



ORDERING INFORMATION

Table 12 - Ordering Part Number System for Parallel I/O MRAM

| | | | Memory | Density | Туре | I/O Width | Rev. | Temp | Package | Speed | Packing | Grade |
|-------------------------|-------------------------|------------|--------|---------|------|-----------|------|------|---------|-------|---------|-------|
| | Example Ordering P | art Number | MR | 2 | Α | 16 | Α | С | MA | 35 | R | |
| MRAM | | MR | | | | | | | | | | |
| 256 Kb | | 256 | | | | | | | | | | |
| 1 Mb | | 0 | | | | | | | | | | |
| 4 Mb | | 2 | | | | | | | | | | |
| 16 Mb | | 4 | | | | | | | | | | |
| Async 3.3v | | Α | | | | | | | | | | |
| Async 3.3v Vdd and 1.8v | Vddq | D | | | | | | | | | | |
| Async 3.3v Vdd and 1.8v | Vddq with 2.7v min. Vdd | DL | | | | | | | | | | |
| 8-bit | | 8 | | | | | | | | | | |
| 16-bit | | 16 | | | | | | | | | | |
| Rev A | | Α | | | | | | | | | | |
| Rev B | | В | | | | | | | | | | |
| Commercial | 0 to 70°C | Blank | | | | | | | | | | |
| Industrial | -40 to 85°C | С | | | | | | | | | | |
| Extended | -40 to 105°C | V | | | | | | | | | | |
| AEC Q-100 Grade 1 | -40 to 125°C | M | | | | | | | | | | |
| 44-TSOP-2 | | YS | | | | | | | | | | |
| 48-FBGA | | MA | | | | | | | | | | |
| 16-SOIC | | SC | | | | | | | | | | |
| 32-SOIC | | SO | | | | | | | | | | |
| 35 ns | | 35 | | | | | | | | | | |
| 45 ns | | 45 | | | | | | | | | | |
| Tray | | Blank | | | | | | | | | | |
| Tape and Reel | | R | | | | | | | | | | |
| Engineering Samples | | ES | | | | | | | | | | |
| Customer Samples | | Blank | | | | | | | | | | |
| Mass Production | | Blank | | | | | | | | | | |




Table 13 – MR2A16A Ordering Part Numbers


| Temp Grade | Temp | Package | Shipping | Ordering Part Number |
|-----------------|----------------|-------------------|---------------|----------------------|
| | | | Tray | MR2A16AYS35 |
| Commercial | 0 to 170 °C | 44-TSOP2 | Tape and Reel | MR2A16AYS35R |
| Commercial | 0 to +70 °C | 40 DC A | Tray | MR2A16AMA35 |
| | | 48-BGA | Tape and Reel | MR2A16AMA35R |
| | | 44 TCOD2 | Tray | MR2A16ACYS35 |
| la di satuta l | 40 to 105 %C | 44-TSOP2 | Tape and Reel | MR2A16ACYS35R |
| Industrial | -40 to +85 °C | -40 to +85 C Tray | Tray | MR2A16ACMA35 |
| | | | Tape and Reel | MR2A16ACMA35R |
| | | 44-TSOP2 | Tray | MR2A16AVYS35 |
| Extended | -40 to +105 °C | 44-13OP2 | Tape and Reel | MR2A16AVYS35R |
| Extended | -40 t0 + 105 C | 48-BGA | Tray | MR2A16AVMA35 |
| | | 46-DGA | Tape and Reel | MR2A16AVMA35R |
| Automotive AEC- | -40 to +125 ℃ | 44-TSOP2 | Tray | MR2A16AMYS35 |
| Q100 Grade 1 | -40 t0 +125 C | 44-13OP2 | Tape and Reel | MR2A16AMYS35R |



PACKAGE OUTLINE DRAWINGS

Figure 11 - 44-TSOP2 Package Outline






Print Version Not To Scale

- Dimensions and tolerances per ASME Y14.5M 1994.
 Dimensions in Millimeters.
 Dimensions do not include mold protrusion.
 Dimension does not include DAM bar protrusions.
 DAM Bar protrusion shall not cause the lead width to exceed 0.58.



Figure 12 - 48-FBGA Packge Outline



Notes:

Dimensions in Millimeters.
Dimensions and tolerances per ASME Y14.5M
- 1994.

- 1994.
 Maximum solder ball diameter measured parallel to DATUM A
 DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
 Parallelism measurement shall exclude any effect of mark on top surface of package.

18



REVISION HISTORY

| Revision | Date | Description of Change |
|----------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5 | Sept 21, 2007 | Changed MR2A16ATS35C product description to Legacy Commercial. Added the New Commercial temperature product (MR2A16AYS35) information. Table 3: MR2A16AYS35 Hmaxwrite=25 Oe. Table 4: MR2A16AYS35 has a 2 ms power up waiting period. Table 6: Applied values to TBD's in IDD specifications. |
| 6 | Nov 12, 2007 | Table 2: Changed IDDA to IDDR or IDDW. Table 13: Added noteindicating that TS and YS are both valid package codes. Current Part Numbering System: Added commercial (missing letter) temperature range. |
| 7 | Sep 12, 2008 | Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions. |
| 8 | July 22, 2009 | Add TSOP2 Lead Cross-Section, Add Production Note. Converted to new document format. |
| 9 | Dec 16, 2011 | Added AEC-Q100 Grade 1 product option for TSOP2 package to Table 4.1. Revised Tables 2.1, 2.2 and 4.1 to include AEC-Q100 Grade 1 specifications. New logo design. |
| 10 | August 29, 2012 | Corrected error in Table 1.1. Corrected Figure 2.1. Improved magnetic immunity for Industrial and Extended Grades. Corrected minor errors in Table 4.1 Product Numbering. |
| 10.1 | July 30, 2013 | Corrected G to read \overline{G} for 44-TSOP Type2 in Figure 1.2. |
| 11 | October 14, 2013 | MR2A16AMYS35/R is released from Preliminary to fully qualified. Reformatted to meet current standards. |
| 11.1 | May 19, 2015 | Revised Everspin contact information. |
| 11.2 | June 11, 2015 | Corrected Japan Sales Office telephone number. |
| 11.3 | March 23, 2018 | Updated the Contact Us table |