



FEATURES 512K x 16 MRAM

- +3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20 years at temperature
- RoHS-compliant small footprint BGA and TSOP2 package
- All products meet MSL-3 moisture sensitivity level

BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM





INTRODUCTION

The **MR3A16A** is a 8,388,608-bit magnetoresistive random access memory (MRAM) device organized as 524,288 words of 16 bits. The MR3A16A offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protect-



ed on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR3A16A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR3A16A** is available in a small footprint 48-pin ball grid array (BGA) package and a 54-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The **MR3A16A** provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C), and industrial temperature (-40 to +85 °C) operating temperature options.

CONTENTS

| 5. MECHANICAL DRAWING | 1. | DEVICE PIN ASSIGNMENT | 3 |
|-------------------------|----|---------------------------|----|
| 4. ORDERING INFORMATION | 2. | ELECTRICAL SPECIFICATIONS | 4 |
| 5. MECHANICAL DRAWING | 3. | TIMING SPECIFICATIONS | 7 |
| 6. REVISION HISTORY | 4. | ORDERING INFORMATION | 12 |
| | 5. | MECHANICAL DRAWING | 13 |
| How to Reach Us | 6. | REVISION HISTORY | 15 |
| | Но | w to Reach Us | 16 |

1. DEVICE PIN ASSIGNMENT

BUFFER

OUTPUT $\overline{\mathsf{G}}$ UPPER BYTE OUTPUT ENABLE **ENABLE BUFFER** LOWER BYTE OUTPUT ENABLE 9 A[18:0] UPPER **ADDRESS** 8/ BYTE **BUFFER** 10 ROW COLUMN OUTPUT DECODER 8 DECODER BUFFER SENSE CHIP Ē LOWER 16/ **AMPS** 8 **ENABLE** BYTE BUFFER OUTPUT 512 x 16 BUFFER BIT UPPER **MEMORY** WRITE DQU[15:8] BYTE $\overline{\mathsf{W}}$ ARRAY WRITE **ENABLE** DRIVER FINAL **BUFFER** 16/ WRITE 8 LOWER **DRIVERS** BYTE DQL[7:0] WRITE DRIVER UB UPPER BYTE WRITE ENABLE BYTE **ENABLE** LB LB


Figure 1.0 Block Diagram


Table 1.1 Pin Functions

LOWER BYTE WRITE ENABLE

| Signal Name | Function |
|-----------------|-------------------|
| А | Address Input |
| Ē | Chip Enable |
| W | Write Enable |
| G | Output Enable |
| UB | Upper Byte Enable |
| LB | Lower Byte Enable |
| DQ | Data I/O |
| V _{DD} | Power Supply |
| V _{SS} | Ground |
| DC | Do Not Connect |
| NC | No Connection |

Figure 1.1 Pin Diagrams for Available Packages (Top View)





48-Pin BGA

54-Pin TSOP2

Table 1.2 Operating Modes

| ǹ | G ¹ | $\overline{\mathbf{W}}^{1}$ | <u>IB</u> ¹ | ŪB¹ | Mode | V _{DD} Current | DQL[7:0] ² | DQU[15:8] ² |
|---|------------|-----------------------------|-------------|-----|------------------|-------------------------|-----------------------|------------------------|
| Н | Х | Х | Х | Х | Not selected | | Hi-Z | Hi-Z |
| L | Н | Н | Х | Х | Output disabled | l _{DDR} | Hi-Z | Hi-Z |
| L | Х | Х | Н | Н | Output disabled | l _{DDR} | Hi-Z | Hi-Z |
| L | L | Н | L | Н | Lower Byte Read | DDR | D_{Out} | Hi-Z |
| L | L | Н | Н | L | Upper Byte Read | l _{DDR} | Hi-Z | D _{Out} |
| L | L | Н | L | L | Word Read | DDR | D_{Out} | D _{Out} |
| L | Х | L | L | Н | Lower Byte Write | I _{DDW} | D _{in} | Hi-Z |
| L | Х | L | Н | L | Upper Byte Write | I _{DDW} | Hi-Z | D _{in} |
| L | Х | L | L | L | Word Write | I _{DDW} | D _{in} | D _{in} |

 $^{^{1}}$ H = high, L = low, X = don't care

² Hi-Z = high impedance

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field greater than the maximum field intensity specified in the maximum ratings.

| Table 2.1 Absolu | te Maximum | Ratings ¹ |
|------------------|------------|----------------------|
|------------------|------------|----------------------|

| Symbol | Parameter | Conditions | Value | Unit |
|------------------------|---|------------------------|--------------------------------|------|
| V _{DD} | Supply voltage ² | | -0.5 to 4.0 | V |
| V _{IN} | Voltage on an pin ² | | $-0.5 \text{ to V}_{DD} + 0.5$ | V |
| I _{OUT} | Output current per pin | | ±20 | mA |
| P_{D} | Package power dissipation ³ | | 0.600 | W |
| _ | Tomporature under bias | Commercial | -10 to 85 | °C |
| T _{BIAS} | Temperature under bias | Industrial | -45 to 95 | °C |
| T _{stg} | Storage Temperature | | -55 to 150 | °C |
| T_{Lead} | Lead temperature during solder (3 minute max) | | 260 | °C |
| H _{max_write} | Maximum magnetic field | During Write | 9000 | Λ/m |
| H _{max_read} | Maximum magnetic field | During Read or Standby | 8000 | A/m |

¹ Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

² All voltages are referenced to V_{SS} . The DC value of V_{IN} must not exceed actual applied V_{DD} by more than 0.5V. The AC value of V_{IN} must not exceed applied V_{DD} by more than 2V for 10ns with I_{IN} limited to less than 20mA.

³ Power dissipation capability depends on package characteristics and use environment.

| Symbol | Parameter | Temp Range | Min | Typical | Max | Unit |
|-----------------|------------------------|------------|-------------------|---------|--------------------|------|
| V _{DD} | Power supply voltage | | 3.0 ¹ | 3.3 | 3.6 | V |
| V _{wi} | Write inhibit voltage | | 2.5 | 2.7 | 3.0 ¹ | V |
| V _{IH} | Input high voltage | | 2.2 | - | $V_{DD} + 0.3^{2}$ | V |
| V _{IL} | Input low voltage | | -0.5 ³ | - | 0.8 | V |
| _ | | Commercial | 0 | - | 70 | °C |
| T _A | Temperature under bias | Industrial | -40 | - | 85 | °C |

Table 2.2 Operating Conditions

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds V_{DD} (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to V_{DD} - 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that a signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \bar{E} and \bar{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above V_{DD}(min).




Figure 2.1 Power Up and Power Down Diagram

¹ There is a 2 ms startup time once V_{DD} exceeds V_{DD} (min). See **Power Up and Power Down Sequencing** below.

 $[\]begin{array}{l} ^{2} \ \ V_{IH}(max) = V_{DD} + 0.3 \ V_{DC}; \ V_{IH}(max) = V_{DD} + 2.0 \ V_{AC} \ (pulse \ width \leq 10 \ ns) \ for \ I \leq 20.0 \ mA. \\ ^{3} \ \ V_{IL}(min) = -0.5 \ V_{DC}; V_{IL}(min) = -2.0 \ V_{AC} \ (pulse \ width \leq 10 \ ns) \ for \ I \leq 20.0 \ mA. \\ \end{array}$

Table 2.3 DC Characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------------|------------------------|---------------------------|-----------------------|-----------------------|------|
| l _{lkg(I)} | Input leakage current | All | - | ±1 | μΑ |
| _{Ikg(O)} | Output leakage current | All | - | ±1 | μΑ |
| V | Output low voltage | $I_{OL} = +4 \text{ mA}$ | - | 0.4 | V |
| V _{OL} | | $I_{OL} = +100 \mu A$ | | V _{SS} + 0.2 | V |
| M | Outrout high valte re | I _{OH} = -4 mA | 2.4 | - | V |
| V _{OH} | Output high voltage | I _{OH} = -100 μA | V _{DD} - 0.2 | - | V |

Table 2.4 Power Supply Characteristics

| Symbol | Parameter | Typical | Max | Unit |
|------------------|---|---------|-----|------|
| l _{DDR} | AC active supply current - read modes ¹ $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$ | 60 | 68 | mA |
| I _{DDW} | AC active supply current - write modes ¹ $(V_{DD} = max)$ | 152 | 180 | mA |
| I _{SB1} | AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs | 9 | 14 | mA |
| I _{SB2} | CMOS standby current $(\overline{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max, } f = 0 \text{ MHz})$ | 5 | 9 | mA |

¹ All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. TIMING SPECIFICATIONS

Table 3.1 Capacitance ¹

| Symbol | Parameter | Typical | Max | Unit |
|------------------|---------------------------|---------|-----|------|
| C _{In} | Address input capacitance | - | 6 | pF |
| C _{In} | Control input capacitance | - | 6 | рF |
| C _{I/O} | Input/Output capacitance | - | 8 | рF |

 $^{^1}f$ = 1.0 MHz, dV = 3.0 V, $T_{\!_A}$ = 25 °C, periodically sampled rather than 100% tested.

Table 3.2 AC Measurement Conditions

| Parameter | Value | Unit |
|---|----------------|---------|
| Logic input timing measurement reference level | 1.5 | V |
| Logic output timing measurement reference level | 1.5 | V |
| Logic input pulse levels | 0 or 3.0 | V |
| Input rise/fall time | 2 | ns |
| Output load for low and high impedance parameters | See Fig | ure 3.1 |
| Output load for all other timing parameters | See Figure 3.2 | |

Figure 3.1 Output Load Test Low and High





Figure 3.2 Output Load Test All Others



MR3A16A


Read Mode

Table 3.3 Read Cycle Timing ¹

| Symbol | Parameter | Min | Max | Unit |
|-------------------|---|-----|-----|------|
| t _{AVAV} | Read cycle time | 35 | - | ns |
| t _{AVQV} | Address access time | - | 35 | ns |
| t _{ELQV} | Enable access time ² | - | 35 | ns |
| t _{GLQV} | Output enable access time | - | 15 | ns |
| t _{BLQV} | Byte enable access time | - | 15 | ns |
| t _{AXQX} | Output hold from address change | 3 | - | ns |
| t _{ELQX} | Enable low to output active ³ | 3 | - | ns |
| t _{GLQX} | Output enable low to output active ³ | 0 | - | ns |
| t _{BLQX} | Byte enable low to output active ³ | 0 | - | ns |
| t _{EHQZ} | Enable high to output Hi-Z ³ | 0 | 15 | ns |
| t _{GHQZ} | Output enable high to output Hi-Z ³ | 0 | 10 | ns |
| t _{BHQZ} | Byte high to output Hi-Z ³ | 0 | 10 | ns |

 $[\]overline{W}$ is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

 $^{^3}$ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.



 $^{^{2}\;}$ Addresses valid before or at the same time $\overline{\overline{E}}$ goes low.

MR3A16A

Table 3.4 Write Cycle Timing 1 (W Controlled) 1

| Symbol | Parameter | Min | Max | Unit |
|--|--|-----|-----|------|
| t _{AVAV} | Write cycle time ² | 35 | - | ns |
| t _{AVWL} | Address set-up time | 0 | - | ns |
| t _{AVWH} | Address valid to end of write (G high) | 20 | - | ns |
| t _{AVWH} | Address valid to end of write (G low) | 20 | - | ns |
| t _{wlwh} t _{wleh} | Write pulse width $(\overline{\overline{G}} \text{ high})$ | 15 | - | ns |
| t _{wlwh} t _{wleh} | Write pulse width (G low) | 15 | - | ns |
| t _{DVWH} | Data valid to end of write | 10 | - | ns |
| t_{WHDX} | Data hold time | 0 | - | ns |
| t _{WLQZ} | Write low to data Hi-Z ³ | 0 | 15 | ns |
| t_{WHQX} | Write high to output active ³ | 3 | - | ns |
| t _{whax} | Write recovery time | 12 | - | ns |

All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- ² All write cycle timings are referenced from the last valid address to the first transition address.
- ³ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperate, $t_{WLQZ}(max) < t_{WHQX}(min)$.

TAVAY

TA

Figure 3.4 Write Cycle Timing 1 (W Controlled)


Table 3.5 Write Cycle Timing 2 (E Controlled) 1

| Symbol | Parameter | Min | Max | Unit |
|--|---|-----|-----|------|
| t _{AVAV} | Write cycle time ² | 35 | - | ns |
| t _{AVEL} | Address set-up time | 0 | - | ns |
| t _{AVEH} | Address valid to end of write $(\overline{G} \text{ high})$ | 20 | - | ns |
| t _{AVEH} | Address valid to end of write $(\overline{G} \text{ low})$ | 20 | - | ns |
| t _{eleh} t _{elwh} | Enable to end of write (\overline{G} high) | 15 | - | ns |
| t _{eleh} t _{elwh} | Enable to end of write $(\overline{G} \text{ low})^3$ | 15 | - | ns |
| t _{DVEH} | Data valid to end of write | 10 | - | ns |
| t _{EHDX} | Data hold time | 0 | - | ns |
| t _{EHAX} | Write recovery time | 12 | - | ns |

All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or \overline{UB} / \overline{LB} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- ² All write cycle timings are referenced from the last valid address to the first transition address.
- If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 (E Controlled)




MR3A16A

Table 3.6 Write Cycle Timing 3 (LB/UB Controlled) 1

| Symbol | Parameter | Min | Max | Unit |
|--|--|-----|-----|------|
| t _{AVAV} | Write cycle time ² | 35 | - | ns |
| t _{AVBL} | Address set-up time | 0 | - | ns |
| t _{AVBH} | Address valid to end of write (G high) | 20 | - | ns |
| t _{AVBH} | Address valid to end of write (G low) | 20 | - | ns |
| t _{BLEH} t _{BLWH} | Write pulse width (G high) | 15 | - | ns |
| t _{BLEH} t _{BLWH} | Write pulse width (G low) | 15 | - | ns |
| t _{DVBH} | Data valid to end of write | 10 | - | ns |
| t _{BHDX} | Data hold time | 0 | - | ns |
| t _{BHAX} | Write recovery time | 12 | - | ns |

All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.



4. ORDERING INFORMATION

Figure 4.1 Part Numbering System

Toggle MRAM (Parallel I/O)

| | | | Memory | Density | Туре | I/O Width | Rev. | Temp | Package | Speed | Packing | Grade |
|-----------------------------|----------------------|--------|--------|---------|------|-----------|------|------|---------|-------|---------|-------|
| E | xample Ordering Part | Number | MR | 3 | Α | 16 | Α | С | MA | 35 | R | |
| MRAM | | MR | | | | | | | | | | |
| 256 Kb | | 256 | | | | | | | | | | |
| 1 Mb | | 0 | | | | | | | | | | |
| 2 Mb | | 1 | | | | | | | | | | |
| 4 Mb | | 2 | | | | | | | | | | |
| 8 Mb | | 3 | | | | | | | | | | |
| 16Mb | | 4 | | | | | | | | | | |
| 32Mb | | 5 | | | | | | | | | | |
| Async 3.3v | | Α | | | _ | | | | | | | |
| Async 3.3v Vdd and 1.8v Vdd | q | D | | | | | | | | | | |
| Async 3.3v Vdd and 1.8v Vdd | q with 2.7v min. Vdd | DL | | | | | | | | | | |
| 8-bit | | 08 | | | | | | | | | | |
| 16-bit | | 16 | | | | | | | | | | |
| Rev A | | Α | | | | | | | | | | |
| Rev B | | В | | | | | | | | | | |
| Commercial | 0 to 70°C | Blank | | | | | | - | | | | |
| Industrial | -40 to 85°C | С | | | | | | | | | | |
| AEC Q-100 Grade 3 | -40 to 85°C | Р | | | | | | | | | | |
| Extended | -40 to 105°C | V | | | | | | | | | | |
| AEC Q-100 Grade 2 | -40 to 105°C | N | | | | | | | | | | |
| Automotive | -40 to 125°C | U | | | | | | | | | | |
| AEC-Q100 Grade 1 | -40 to 125°C | M | | | | | | | | | | |
| 44-TSOP2 | | YS | | | | | | | _ | | | |
| 48-BGA | | MA | | | | | | | | | | |
| 35 ns | | 35 | | | | | | | | - | | |
| 45 ns | | 45 | | | | | | | | | | |
| Tray | | Blank | | | | | | | | | | |
| Tape and Reel | | R | | | | | | | | | | |
| Engineering Samples | | ES | | | | | | | | | | |
| Customer Samples | | CS | | | | | | | | | | |
| Mass Production | | Blank | | | | | | | | | | |


Table 4.1 Available Parts

| Grade | Temp Range | Package | Shipping Con- tainer | Order Part Number |
|--------------|--------------|----------|-------------------------|-------------------|
| | 0 to +70 °C | 40 DC A | Tray | MR3A16AMA35 |
| Commercial | | 48-BGA | Tape & Reel | MR3A16AMA35R |
| Commerciai | | 54-TSOP2 | Tray | MR3A16AYS35 |
| | | | Tape & Reel | MR3A16AYS35R |
| | -40 to +85°C | 48-BGA | Tray | MR3A16ACMA35 |
| la diretiial | | | Tape & Reel | MR3A16ACMA35R |
| Industrial | | 54-TSOP2 | Tray | MR3A16ACYS35 |
| | | | Tape & Reel | MR3A16ACYS35R |
| | | | | |
| | | | | |

- B

5. MECHANICAL DRAWING

Figure 5.1 48-FBGA



| Ref | Min | Nominal | Max | | |
|-----|-----------|-----------|------|--|--|
| Α | 1.19 | 1.27 | 1.35 | | |
| A1 | 0.22 | 0.27 | 0.32 | | |
| b | 0.31 | 0.36 | 0.41 | | |
| D | | 10.00 BSC | | | |
| Е | 10.00 BSC | | | | |
| D1 | 5.25 BSC | | | | |
| E1 | | 3.75 BSC | | | |
| DE | | 0.375 BSC | | | |
| SE | 0.375 BSC | | | | |
| е | | 0.75 BSC | | | |

| Ref | Tolerance of, from and position |
|-----|---------------------------------|
| aaa | 0.10 |
| bbb | 0.10 |
| ddd | 0.10 |
| eee | 0.15 |
| fff | 0.08 |





Print Version Not To Scale

- 1. Dimensions in Millimeters.
- 2. The 'e' represents the basic solder ball grid pitch.
- (3) 'b' is measurable at the maximum solder ball diameter in a plane parallel to datum C.
- 4) Dimension 'ddd' is measured parallel to primary datum C.
- 5 Primary datum C (seating plane) is defined by the crowns of the solder balls.
- 6. Package dimensions refer to JEDEC MO-205 Rev. G.


5. MECHANICAL DRAWING


Figure 5.2 54-TSOP2





| Ref | Min | Nominal | Max | | |
|-----|---------|----------|-------|--|--|
| Α | | | 1.20 | | |
| A1 | 0.05 | 0.10 | 0.15 | | |
| A2 | 0.95 | 1.00 | 1.05 | | |
| b | 0.30 | 0.35 | 0.45 | | |
| С | 0.12 | | 0.21 | | |
| D | 22.10 | 22.22 | 22.35 | | |
| Е | 11.56 | 11.76 | 11.95 | | |
| E1 | 10.03 | 10.16 | 10.29 | | |
| е | | 0.80 BSC | | | |
| L | 0.40 | 0.60 | | | |
| L1 | | 0.80 REF | | | |
| R1 | 0.12 | - | - | | |
| R2 | 0.12 | - | 0.25 | | |
| θ | 0° | - | 8° | | |
| θ1 | 0.40 | - | - | | |
| θ2 | 15° REF | | | | |
| θ3 | 15° REF | | | | |





Print Version Not To Scale

- 1. Dimensions in Millimeters.
- 2. Package dimensions refer to JEDEC MS-024



6. REVISION HISTORY

| Rev | Date | Description of Change | | | |
|-----|-----------------|---|--|--|--|
| 1.0 | October 1, 2019 | Initial data sheet release | | | |
| 1.1 | March 11, 2020 | Updatd Figure 4.1 to correct temperature designators. | | | |