

FEATURES

2M x 8 MRAM Memory

- +3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20-years at temperature
- RoHS-compliant small footprint BGA and TSOP2 packages
- All products meet MSL-3 moisture sensitivity level

BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM





INTRODUCTION

The MR4A08B is a 16,777,216-bit magnetoresistive random access memory (MRAM) device organized as 2,097,152 words of 8 bits.

The MR4A08B offers SRAM compatible 35ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The

MR4A08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MR4A08B is available in small footprint 400-mil, 44-lead plastic small-outline TSOP type-II package or 10 mm x 10 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products.

The MR4A08B provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial (0 to +70 °C) and industrial (-40 to +85 °C) operating temperature range options.

1. DEVICE PIN ASSIGNMENT	2
2. ELECTRICAL SPECIFICATIONS	4
3. TIMING SPECIFICATIONS	7
4. ORDERING INFORMATION	11
5. MECHANICAL DRAWING	12
6. REVISION HISTORY	14
How to Reach Us	15

1. DEVICE PIN ASSIGNMENT

Figure 1.1 Block Diagram





Table 1.1 Pin Functions

Signal Name	Function
А	Address Input
Ē	Chip Enable
\overline{W}	Write Enable
G	Output Enable
DQ	Data I/O
V _{DD}	Power Supply
V _{ss}	Ground
DC	Do Not Connect
NC	No Connection

Figure 1.2 Pin Diagrams for Available Packages (Top View)



 $\overline{\mathsf{G}}$ $\left(A_{2}\right)$ (DC (DC) $\left(A_{0}\right)$ $\left(A_{1}\right)$ E (NC)(DC) (DC) В DQ.) (NC)(NC)(DQ₄) C Vss $\left(DQ_{1}\right)$ $\left(A_{7}\right)$ $\left(DQ_{5}\right)$ $\left(A_{17}\right)$ (V_{DD}) D DQ₂ DQ₆ (DC) $\left(A_{16}\right)$ (Vss (DQ₃ (NC) $\left(A_{15}\right)$ (NC (DQ₇) (A₁₄) $\left(A_{20}\right)$ \overline{W} $\left(A_{12}\right)$ $\left(A_{13}\right)$ (NC G A₈ $\left(A_{19}\right)$ (A₉ (A₁₀) (A₁₁

44 Pin TSOP2

48 Pin FBGA

Table 1.2 Operating Modes

ǹ	G	$\overline{\mathbf{W}}^{1}$	Mode	V _{DD} Current	DQ[7:0] ²
Н	Х	Χ	Not selected	_{SB1} , _{SB2}	Hi-Z
L	Н	Н	Output disabled	 DDR	Hi-Z
L	L	Н	Byte Read	I _{DDR}	D_Out
L	Х	L	Byte Write	l _{DDW}	D_{in}

 $^{^{1}}$ H = high, L = low, X = don't care

² Hi-Z = high impedance

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings¹

Parameter	Symbol	Value	Unit
Supply voltage ²	$V_{_{\mathrm{DD}}}$	-0.5 to 4.0	V
Voltage on any pin ²	V _{IN}	-0.5 to V _{DD} + 0.5	V
Output current per pin	I _{OUT}	±20	mA
Package power dissipation ³	$P_{_{D}}$	0.600	W
Temperature under bias			
MR4A08B (Commercial)	_	-10 to 85	°C
MR4A08BC (Industrial)	T _{BIAS}	-45 to 95	
Storage Temperature	T_{stg}	-55 to 150	°C
Lead temperature during solder (3 minute max)	T_{Lead}	260	°C
Maximum magnetic field during write	ш	9000	A/m
MR4A08B (All Temperatures)	H _{max_write}	8000	A/III
Maximum magnetic field during read or standby	H_{max_read}	8000	A/m

¹ Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

 $^{^{2}}$ All voltages are referenced to V_{ss} .

³ Power dissipation capability depends on package characteristics and use environment.

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage	V _{DD}	3.0 ¹	3.3	3.6	V
Write inhibit voltage	V _{wi}	2.5	2.7	3.0 ¹	V
Input high voltage	V _{IH}	2.2	-	$V_{DD} + 0.3^{2}$	V
Input low voltage	V _{IL}	-0.5 ³	-	0.8	V
Temperature under bias					
MR4A08B (Commercial)		0		70	96
MR4A08BC (Industrial)	T_A	-40		85	°C

Table 2.2 Operating Conditions

- 1. There is a 2 ms startup time once V_{DD} exceeds V_{DD} (min). See **Power Up and Power Down Sequencing** below.
- 2. $V_{IH}(max) = V_{DD} + 0.3 V_{DC}$; $V_{IH}(max) = V_{DD} + 2.0 V_{AC}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.
- 3. $V_{\parallel}(min) = -0.5 V_{DC}$; $V_{\parallel}(min) = -2.0 V_{AC}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.

Power Up and Power Down Sequencing

MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds V_{DD} (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to V_{DD}^- 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \overline{E} and \overline{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above V_{DD} (min).




Figure 2.1 Power Up and Power Down Diagram

Table 2.3 DC Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	 lkg(l)	-	-	±1	μΑ
Output leakage current	l _{lkg(O)}	-	-	±1	μΑ
Output low voltage					
$(I_{OL} = +4 \text{ mA})$	V _{OL}	-	-	0.4	V
$(I_{OL} = +100 \mu A)$				V _{ss} + 0.2	
Output high voltage					
(I _{oL} = -4 mA)	V _{OH}	2.4	-	-	V
$(I_{OL} = -100 \mu A)$		V _{DD} - 0.2			

Table 2.4 Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes ¹ $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$	l _{DDR}	60	68	mA
AC active supply current - write modes ¹ (V _{DD} = max)	I _{DDW}	152	180	mA
AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs	I _{SB1}	9	14	mA
CMOS standby current $(\overline{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max, } f = 0 \text{ MHz})$	l _{SB2}	5	9	mA

¹ All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. TIMING SPECIFICATIONS

Table 3.1 Capacitance¹

Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C _{In}	-	6	pF
Control input capacitance	C _{In}	-	6	рF
Input/Output capacitance	C _{I/O}	-	8	рF

 $^{^1~}f$ = 1.0 MHz, dV = 3.0 V, $T_{_{\!A}}$ = 25 °C, periodically sampled rather than 100% tested.

Table 3.2 AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 3.1	
Output load for all other timing parameters	See Figure 3.2	

Figure 3.1 Output Load Test Low and High





Figure 3.2 Output Load Test All Others




Read Mode

Table 3.3 Read Cycle Timing¹

Parameter	Symbol	Min	Max	Unit
Read cycle time	t _{AVAV}	35	-	ns
Address access time	t _{AVQV}	-	35	ns
Enable access time ²	t _{ELQV}	-	35	ns
Output enable access time	t _{GLQV}	-	15	ns
Output hold from address change	t _{AXQX}	3	-	ns
Enable low to output active ³	t _{ELQX}	3	-	ns
Output enable low to output active ³	t _{GLQX}	0	-	ns
Enable high to output Hi-Z³	t _{EHQZ}	0	15	ns
Output enable high to output Hi-Z³	t _{GHQZ}	0	10	ns


 $[\]overline{W}$ is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

Figure 3.3A Read Cycle 1



Note: Device is continuously selected $(\overline{E} \le V_{IL}, \overline{G} \le V_{IL})$.

Figure 3.3B Read Cycle 2



² Addresses valid before or at the same time \overline{E} goes low.

 $^{^3}$ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.


MR4A08B

Table 3.4 Write Cycle Timing 1 (W Controlled)¹

Parameter	Symbol	Min	Max	Unit
Write cycle time ²	t _{AVAV}	35	-	ns
Address set-up time	t _{AVWL}	0	-	ns
Address valid to end of write (G high)	t _{AVWH}	18	-	ns
Address valid to en <u>d</u> of write (G low)	t _{AVWH}	20	-	ns
Write pulse width (<u>G</u> high)	t _{wlwh} t _{wleh}	15	-	ns
Write pulse width (G low)	t _{wlwh} t _{wleh}	15	-	ns
Data valid to end of write	t _{DVWH}	10	-	ns
Data hold time	t _{whdx}	0	-	ns
Write low to data Hi-Z³	t _{wLQZ}	0	12	ns
Write high to output active ³	t _{whqx}	3	-	ns
Write recovery time	t _{whax}	12	-	ns

All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or $\overline{UB}/\overline{LB}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

Figure 3.4 Write Cycle Timing 1 (W Controlled)



² All write cycle timings are referenced from the last valid address to the first transition address.

This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperature, $t_{\text{WLQZ}}(\text{max}) < t_{\text{WHQX}}(\text{min})$

MR4A08B

Table 3.5 Write Cycle Timing 2 (E Controlled)¹

lable 3.5 Write Cycle Tilling 2 (E Controlled)							
Parameter	Symbol	Min	Max	Unit			
Write cycle time ²	t _{AVAV}	35	=	ns			
Address set-up time	t _{AVEL}	0	-	ns			
Address valid to end of write $(\overline{\overline{G}} \text{ high})$	t _{AVEH}	18	-	ns			
Address valid to end of write $(\overline{\overline{G}} \text{ low})$	t _{AVEH}	20	-	ns			
Enable to end of write (\overline{G} high)	t _{ELEH}	15	-	ns			
Enable to end of write (G low) ³	t _{ELEH}	15	-	ns			
Data valid to end of write	t _{DVEH}	10	-	ns			
Data hold time	t _{EHDX}	0	-	ns			
Write recovery time	t _{EHAX}	12	-	ns			

All write occurs during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} , \overline{E} or \overline{UB} / \overline{LB} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- ² All write cycle timings are referenced from the last valid address to the first transition address.
- If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.

Tanch

Ta

Figure 3.5 Write Cycle Timing 2 (E Controlled)

Ο (ΠΑΤΑ ΟΠΤ)

4. ORDERING INFORMATION

Figure 4.1 Part Numbering System






Table 4.1 Available Parts

Grade	Temp Range	Package	Shipping Container	Part Number
Commercial	0 to +70°C	44-TSOP2	Tray	MR4A08BYS35
			Tape and Reel	MR4A08BYS35R
		48-BGA	Tray	MR4A08BMA35
			Tape and Reel	MR4A08BMA35R
Industrial	-40 to +85°C	44-TSOP2	Tray	MR4A08BCYS35
			Tape and Reel	MR4A08BCYS35R
		48-BGA	Tray	MR4A08BCMA35
			Tape and Reel	MR4A08BCMA35R

5. MECHANICAL DRAWING

Figure 5.1 TSOP2






Print Version Not To Scale

- 1. Dimensions and tolerances per ASME Y14.5M 1994.
- 2. Dimensions in Millimeters.
- ②. Dimensions do not include mold protrusion.
- Dimension does not include DAM bar protrusions.

 DAM Bar protrusion shall not cause the lead width to exceed 0.58.

Figure 5.2 FBGA



Ref	Min	Nominal	Max
Α	1.19	1.27	1.35
A1	0.22	0.27	0.32
b	0.31	0.36	0.41
D	10.00 BSC		
Е	10.00 BSC		
D1	5.25 BSC		
E1	3.75 BSC		
DE	0.375 BSC		
SE	0.375 BSC		
е	0.75 BSC		

Ref	Tolerance of, from and position
aaa	0.10
bbb	0.10
ddd	0.10
eee	0.15
fff	0.08

Not To Scale

- 1. Dimensions in Millimeters.
- 2. The 'e' represents the basic solder ball grid pitch.
- (3.) 'b' is measurable at the maximum solder ball diameter in a plane parallel to datum C.
- 4. Dimension 'ddd' is measured parallel to primary datum C.
- (5.) Primary datum C (seating plane) is defined by the crowns of the solder balls.
- 6. Package dimensions refer to JEDEC MO-205 Rev. G.

6. REVISION HISTORY

Revision	Date	Description of Change
1	May 29, 2009	Establish Speed and Power Specifications
2	July 27, 2009	Increase BGA Package to 11 mm x 11 mm
3	May 5, 2010	Changed speed marking and timing specs to 35 ns part. Changed BGA package to 10 mm x 10mm
4	Aug 10, 2011	Max. magnetic field during write (H _{max write}) increased to 8000 A/m.
5	March 1, 2012	Added preliminary information on AEC-Q100 Grade 1.
6	September 20, 2013	Replaced missing V _{OH} specification line in Table 2.3.
7	April 25, 2014	AEC-Q100 removed until qualified product is available.
8	September 17, 2014	48-BGA package options moisture sensitivity level upgraded to MSL-5.
8.1	May 19, 2015	Revised Everspin contact information.
8.2	June 11, 2015	Corrected Japan Sales Office telephone number.
8.3	July 29, 2015	Minor correction to the 'ddd' tolerance value for the BGA Package (Note 4.)
8.4	March 11, 2016	The BGA package moisture sensitivity level rating is changed to MSL-6 in Table 4.1.
8.5	November 22, 2016	The BGA package moisture sensitivity level rating is changed to MSL-5 in Table 4.1.
8.6	May 9, 2017	The BGA package moisture sensitivity level is upgraded to MSL-3
8.7	March 23, 2018	Updated the Contact Us table