

Rev. V1

Features

- Enhanced thermal performance
- Higher power dissipation


Guaranteed Performance at 30 MHz, 50 V:


- Output Power 150 W
- Gain 18 dB (22 dB Typ)
- Efficiency 40%

Typical Performance at 175 MHz, 50 V:

- Output Power 150 W
- Gain 13 dB
- Low Thermal Resistance
- · Ruggedness Tested at Rated Output Power
- Nitride Passivated Die for Enhanced Reliability

Package Outline





CASE P-244

Description and Applications

Designed for broadband commercial and military applications at frequencies to 175 MHz. The high power, high gain and broadband performance of this device makes possible solid state transmitters for FM broadcast or TV channel frequency bands.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	125	Vdc
Drain-Gate Voltage	V _{DGO}	125	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	Ι _D	16	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	416 2.38	Watts W ^o C
Storage Temperature Range	T _{sig}	-65 to +150	°C
Operating Junction Temperature	TJ	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	Reuc	0.42	°C/W

NOTE — CAUTION — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.




Rev. V1

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 100 mA)	V(BR)DSS	125	_	_	Vdc	
Zero Gate Voltage Drain Current (VDS = 50 V, VGS = 0)	IDSS	_	_	5.0	mAdc	
Gate-Body Leakage Current (V _{GS} = 20 V, V _{DS} = 0)	I _{GSS}	_	_	1.0	μAdc	
ON CHARACTERISTICS						
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 100 mA)	V _{GS(th)}	1.0	3.0	5.0	Vdc	
Drain-Source On-Voltage (V _{GS} = 10 V, I _D = 10 A)	V _{DS(an)}	1.0	3.0	5.0	Vdc	
Forward Transconductance (V _{DS} = 10 V, I _D = 5.0 A)	9fs	5.0	7.0	_	mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance (VDS = 50 V, VGS = 0, f = 1.0 MHz)	Ciss	_	350	_	pF	
Output Capacitance (VDS = 50 V, VGS = 0, f = 1.0 MHz)	Coss	_	220	_	pF	
Reverse Transfer Capacitance (V _{DS} = 50 V, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	_	15	_	pF	
FUNCTIONAL TESTS						
Common Source Amplifier Power Gain, f = 30; 30.001 MHz (V _{DD} = 50 V, P _{out} = 150 W (PEP), I _{DQ} = 250 mA) f = 175 MHz	G _{ps}	18 —	22 13	_	dB	
Drain Efficiency (V _{DD} = 50 V, P _{out} = 150 W (PEP), f = 30; 30.001 MHz, I _D (Max) = 3.75 A)	η	40	45	_	%	
Intermodulation Distortion (1) (V _{DD} = 50 V, P _{out} = 150 W (PEP), f = 30 MHz, f2 = 30.001 MHz, I _{DQ} = 250 mA)	IMD _(d3) IMD _(d11)	_ _	-32 -60	-30 	dB	
Load Mismatch (V _{DD} = 50 V, P _{out} = 150 W (PEP), f1 = 30; 30.001 MHz, I _{DQ} = 250 mA, VSWR 30:1 at all Phase Angles)	Ψ	No Degradation in Output Power				
CLASS A PERFORMANCE						
Intermodulation Distortion (1) and Power Gain (V _{DD} = 50 V, P _{out} = 50 W (PEP), f1 = 30 MHz, f2 = 30.001 MHz, I _{DQ} = 3.0 A)	G _{PS} IMD _(d3) IMD _(d9-13)		23 –50 –75		dΒ	

NOTE:

To MIL-STD-1311 Version A, Test Method 2204B, Two Tone, Reference Each Tone.



C1 — 470 pF Dipped Mica

C2, C5, C6, C7, C8, C9 — 0.1 μ F Ceramic Chip or Monolythic with Short Leads

C3 — 200 pF Unencapsulated Mica or Dipped Mica with Short Leads

C4 — 15 pF Unencapsulated Mica or Dipped Mica with Short Leads

C10 — 10 µ F/100 ∨ Electrolytic

L1 — VK200/4B Ferrite Choke or Equivalent, 3.0 μ H

L2 — Ferrite Bead(s), 2.0 μ H

R1, R2 — 51 Ω /1.0 W Carbon

R3 — 3.3 Ω /1.0 W Carbon (or 2.0 x 6.8 Ω /1/2 W in Parallel)

T1 — 9:1 Broadband Transformer Communication Concepts, Inc. RF800-9 material 43 or equiv.

T2 - 1:9 Broadband Transformer

Board Material - 0.062" Fiberglass (G10),

1 oz. Copper Clad, 2 Sides, ε r = 5

Figure 1. 30 MHz Test Circuit



Rev. V1




Figure 2. 175 MHz Test Circuit

TYPICAL CHARACTERISTICS




Figure 3. Capacitance versus Drain-Source Voltage

Figure 4. Gate–Source Voltage versus Case Temperature



Rev. V1

TYPICAL CHARACTERISTICS




Figure 5. DC Safe Operating Area

Figure 6. Common Source Unity Gain Frequency versus Drain Current




Figure 7. Power Gain versus Frequency

Figure 8. Output Power versus Input Power




Figure 9. IMD versus Pout



Rev. V1




Figure 10. Series Equivalent Impedance

Table 1. Common Source S-Parameters (V_{DS} = 50 V, I_D = 2 A)

f	s	11	s	21	s	s ₁₂		22
MHz	S ₁₁	ф	S ₂₁	ф	S ₁₂	ф	S ₂₂	ф
30	0.877	-174	10.10	77	0.008	19	0.707	-169
40	0.886	-175	7.47	69	0.009	24	0.715	-172
50	0.895	-175	5.76	63	0.008	33	0.756	-171
60	0.902	-176	4.73	58	0.009	39	0.764	-171
70	0.912	-176	3.86	52	0.009	46	0.784	-172
80	0.918	-177	3.19	48	0.010	54	0.802	-171
90	0.925	-177	2.69	45	0.011	62	0.808	-171
100	0.932	-177	2.34	40	0.013	67	0.850	-173
110	0.936	-178	2.06	37	0.014	72	0.865	-175
120	0.942	-178	1.77	35	0.015	76	0.875	-173
130	0.946	-179	1.55	32	0.017	77	0.874	-172
140	0.950	-179	1.39	30	0.019	77	0.884	-174
150	0.954	-180	1.23	27	0.021	78	0.909	-175
160	0.957	-180	1.13	24	0.023	79	0.911	-176
170	0.960	180	1.01	22	0.024	82	0.904	-177
180	0.962	179	0.90	20	0.026	82	0.931	-176
190	0.964	179	0.84	19	0.028	80	0.929	-178
200	0.967	179	0.75	18	0.030	79	0.922	-179
210	0.967	178	0.71	16	0.032	80	0.937	-180
220	0.969	178	0.67	14	0.035	82	0.949	180
230	0.971	178	0.60	12	0.038	81	0.950	179
240	0.970	177	0.57	12	0.037	80	0.950	179



Rev. V1

Table 1. Common Source S–Parameters (V_{DS} = 50 V, I_{D} = 2 A) continued

f	S ₁₁ S ₂₁		21	S ₁₂		S ₂₂		
MHz	S ₁₁	ф	S ₂₁	ф	S ₁₂	ф	S ₂₂	ф
250	0.972	177	0.51	12	0.039	80	0.935	179
260	0.973	177	0.47	11	0.041	79	0.954	178
270	0.972	176	0.45	9	0.044	80	0.953	176
280	0.974	176	0.41	9	0.046	80	0.965	175
290	0.974	176	0.40	6	0.046	79	0.944	175
300	0.975	176	0.39	10	0.048	82	0.929	176
310	0.976	175	0.36	9	0.049	82	0.943	176
320	0.974	175	0.33	7	0.053	78	0.954	173
330	0.975	174	0.31	4	0.056	78	0.935	172
340	0.976	174	0.30	10	0.056	77	0.948	172
350	0.975	174	0.29	7	0.058	80	0.950	174
360	0.977	174	0.28	8	0.059	79	0.978	172
370	0.976	173	0.26	8	0.061	76	0.981	170
380	0.976	173	0.26	7	0.065	75	0.944	171
390	0.977	173	0.24	10	0.066	76	0.960	171
400	0.976	172	0.23	7	0.068	80	0.955	173
410	0.976	172	0.22	9	0.071	77	0.999	170
420	0.977	172	0.21	9	0.071	76	0.962	168
430	0.976	171	0.19	10	0.073	76	0.950	168
440	0.976	171	0.20	12	0.075	75	0.953	168
450	0.978	171	0.19	10	0.080	77	0.982	168
460	0.978	170	0.18	13	0.082	74	0.990	165
470	0.978	170	0.18	10	0.081	77	0.953	168
480	0.974	170	0.18	13	0.085	78	0.944	167
490	0.973	169	0.17	13	0.086	75	0.966	165
500	0.972	169	0.17	14	0.089	73	0.980	165



Rev. V1

RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal anode gate structure determines the capacitors from gate–to–drain (C_{gd}), and gate–to–source (C_{gs}). The PN junction formed during the fabrication of the MOSFET results in a junction capacitance from drain–to–source (C_{ds}).

These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets. The relationships between the inter–terminal capacitances and those given on data sheets are shown below. The C_{iss} can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.

$$\begin{array}{c|c} C_{gd} & DRAIN \\ \hline \\ C_{ds} & C_{ds} \\ \hline \\ C_{gs} & SOURCE \\ \end{array}$$

LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain data presented, Figure 6 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to $f_{\rm T}$ for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent.

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full—on condition. This on—resistance, $V_{DS(on)}$, occurs in the linear region of the output characteristic and is specified under specific test conditions for gate—source voltage and drain current. For MOSFETs, $V_{DS(on)}$ has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 10⁹ ohms — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, V_{GS(th)}.

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gate of this device is essentially capacitor. Circuits that leave the gate open–circuited or float-

ing should be avoided. These conditions can result in turnon of the device due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — This device does not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended.

Using a resistor to keep the gate-to-source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

HANDLING CONSIDERATIONS

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with a grounded iron

DESIGN CONSIDERATIONS

The MRF151A is an RF Power, MOS, N-channel enhancement mode field-effect transistor (FET) designed for HF and VHF power amplifier applications.

M/A-COM Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power MOSFETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal.

DC BIAS

The MRF151A is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate. RF power FETs require forward bias for optimum performance. The value of quiescent drain current (I_{DQ}) is not critical for many applications. The MRF151A was characterized at $I_{DQ} = 250$ mA, each side, which is the suggested minimum value of I_{DQ} . For special applications such as linear amplification, I_{DQ} may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may be just a simple resistive divider network. Some applications may require a more elaborate bias system.

GAIN CONTROL

Power output of the MRF151A may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems.



Rev. V1

PACKAGE DIMENSIONS

