


Rev. V1


Designed for broadband commercial and military applications using single ended circuits at frequencies to 400 MHz. The high power, high gain and broadband performance of each device makes possible solid state transmitters for FM broadcast or TV channel frequency bands.

N-Channel enhancement mode

- Guaranteed performance
- MRF175LU @ 28 V, 400 MHz ("U" Suffix)
 Output power 100 W
 Power gain 10 dB typ
 Efficiency 55% typ
- 100% ruggedness tested at rated output power
- Low thermal resistance
- Low Crss 20 pF Typ @ VDS = 28 V



Product Image



MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|------------------|-------------|---------------|
| Drain-Source Voltage | V _{DSS} | 65 | Vdc |
| Gate-Source Voltage | V _{GS} | ±40 | Vdc |
| Drain Current — Continuous | I _D | 13 | Adc |
| Total Device Dissipation @ T _C = 25°C Derate above 25°C | P _D | 270 1.54 | Watts W/°C |
| Storage Temperature Range | T _{stg} | -65 to +150 | °C |
| Operating Junction Temperature | TJ | 200 | °C |

THERMAL CHARACTERISTICS

| Characteristic | | Max | Unit |
|--------------------------------------|--|------|------|
| Thermal Resistance, Junction to Case | | 0.65 | °C/W |

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|----------------------|-----|-----|-----|------|
| OFF CHARACTERISTICS | | | | | , |
| Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 50 mA) | V _{(BR)DSS} | 65 | _ | _ | Vdc |
| Zero Gate Voltage Drain Current (V _{DS} = 28 V, V _{GS} = 0) | I _{DSS} | _ | _ | 2.5 | mAdc |
| Gate-Body Leakage Current (V _{GS} = 20 V, V _{DS} = 0) | I _{GSS} | _ | _ | 1.0 | μAdc |

(continued)


1



Rev. V1


ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|---------------------|--------------------------------|-----|-----|------|
| ON CHARACTERISTICS | | | | | |
| Gate Threshold Voltage (V _{DS} = 10 V, I _D = 100 mA) | V _{GS(th)} | 1.0 | 3.0 | 6.0 | Vdc |
| Drain-Source On-Voltage (V _{GS} = 10 V, I _D = 5.0 A) | V _{DS(on)} | 0.1 | 0.9 | 1.5 | Vdc |
| Forward Transconductance (V _{DS} = 10 V, I _D = 2.5 A) | 9fs | 2.0 | 3.0 | _ | mhos |
| DYNAMIC CHARACTERISTICS | | | | | • |
| Input Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz) | C _{iss} | _ | 180 | _ | pF |
| Output Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz) | Coss | _ | 200 | _ | pF |
| Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz) | C _{rss} | _ | 20 | _ | pF |
| FUNCTIONAL CHARACTERISTICS — MRF175LU (Figure 2) | | | | | |
| Common Source Power Gain (V _{DD} = 28 Vdc, P _{out} = 100 W, f = 400 MHz, I _{DQ} = 100 mA) | G _{ps} | 8.0 | 10 | _ | dB |
| Drain Efficiency (V _{DD} = 28 Vdc, P _{out} = 100 W, f = 400 MHz, I _{DQ} = 100 mA) | η | 50 | 55 | _ | % |
| Electrical Ruggedness (V _{DD} = 28 Vdc, P _{out} = 100 W, f = 400 MHz, I _{DQ} = 100 mA, VSWR 30:1 at all Phase Angles) | Ψ | No Degradation in Output Power | | | |



C1, C8 — 270 pF ATC Chip Cap
C2, C4, C6, C7 — 1.0–20 pF Trimmer Cap
C3 — 15 pF Mini Unelco Cap
C5 — 33 pF Mini Unelco Cap
C9, C12 — 0.1 μF Ceramic Cap
C11, C14 — 680 pF Feed Thru Cap
C13 — 50 μF Tantalum Cap

L1 — Hairpin Inductor #18 Wire



L2 — 12 Turns #18 Wire 0.450" ID L3 — Ferroxcube VK200 20/4B R1 — 10 k 1/4 W Resistor

R2 — 1 k 1/4 W Resistor

R3 - 1.5 k 1/4 W Resistor

Z1 — Microstrip Line 0.950" x 0.250"

Z2 — Microstrip Line 1" x 0.250"

Z3 — Microstrip Line 0.550" x 0.250"

Board Material — 0.062" Teflon — fiberglass, $\varepsilon_{\rm r}$ = 2.56, 1 oz. copper clad both sides

Figure 2. 400 MHz Test Circuit



Rev. V1

TYPICAL CHARACTERISTICS




Figure 3. Common Source Unity Current Gain Frequency versus Drain Current

Figure 4. DC Safe Operating Area





Figure 5. Drain Current versus Gate Voltage (Transfer Characteristics)

Figure 6. Gate-Source Voltage versus Case Temperature




Rev. V1



160 140 P_{out}, OUTPUT POWER (WATTS) 120 P_{in} = 14 W 100 80 10 W 60 6 W $I_{DQ} = 100 \text{ mA}$ 20 f = 400 MHz 16 24 26 12 14 28 SUPPLY VOLTAGE (VOLTS)

Figure 7. Capacitance versus Drain-Source Voltage

Figure 9. Output Power versus Supply Voltage






Figure 10. Power Gain versus Frequency

Figure 11. Output Power versus Input Power



Rev. V1

INPUT AND OUTPUT IMPEDANCE




Figure 12.

V_{DD} = 28 V, I_{DQ} = 100 mA, (P_{out} = 100 W)

| f | Z _{in} | Z _{OL} * |
|-----|-----------------|-------------------|
| MHz | Ohms | Ohms |
| 30 | 2.80 - j4.00 | 3.65 - j1.30 |
| 100 | 1.40 - j2.80 | 2.60 - j1.50 |
| 150 | 1.10 - j1.90 | 2.10 - j1.40 |
| 175 | 1.00 - j1.25 | 1.80 - j1.20 |
| 225 | 0.95 - j0.65 | 1.50 - j0.80 |
| 300 | 0.95 + j0.20 | 1.35 - j0.30 |
| 400 | 1.05 + j1.15 | 1.45 + j0.55 |

 Z_{OL}^{\star} = CONJUGATE OF THE OPTIMUM LOAD IMPEDANCE INTO WHICH THE DEVICE OUTPUT OPERATES AT A GIVEN OUTPUT POWER, VOLTAGE AND FREQUENCY.



Rev. V1


RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate–to–drain (C_{gd}), and gate–to–source (C_{gs}). The PN junction formed during the fabrication of the MOSFET results in a junction capacitance from drain–to–source (C_{ds}).

These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The C_{iss} can be specified in two ways:

- Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zerovolts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



The Ciss givenin the electrical characteristics table was measured using method 2 above. It should be noted that-Ciss, Coss, Crss are measured at zero drain current and are provided for general information about the device. They are not RF design parameters and no attempt should be made to use them as such.

LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain, data presented in Figure 3 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to fT for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent.

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full—on condition. This on—resistance, VDS(on), occurs in the

linear region of the output characteristic and is specified under specific test conditions for gate—source voltage and drain current. For MOSFETs, VDS(on) has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 109 ohms — resulting in a leakage current of a few nanoamperes. Gate control is achieved by applying a positive voltage slightly in excess of the gate—to—source threshold voltage, VGS(th).

Gate Voltage Rating — Never exceed the gate voltage rating (or any of the maximum ratings on the front page). Exceeding the rated Vos can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of this device are essentially capacitors. Circuits that leave the gate open—circuited or floating should be avoided. These conditions can result in turn—on of the devices due to voltage build—up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate—to—source. If gate protection is required, an external zener diode is recommended. Using a resistor to keep the gate—to—source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate—drain capacitance. If the gate—to—source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate—threshold voltage and turn the device on.

HANDLING CONSIDERATIONS

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with grounded equipment.

DESIGN CONSIDERATIONS

The MRF175L is a RF power N-channel enhancement mode field-effect transistor (FETs) designed for HF, VHF andUHF power amplifier applications. M/A-COM RF MOS-FETs feature a vertical structure with a planar design. M/A-



Rev. V1

COM Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power FETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal.

DC BIAS

The MRF175L is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate. RF power FETs require forward bias for optimum perform-

ance. The value of quiescent drain current (IDQ) is not critical for many applications. The MRF175L was characterized at IDQ = 100 mA, each side, which is the suggested minimum-value of IDQ. For special applications such as linear amplification, IDQ may have to be selected to optimize the critical parameters. The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may be just a simple resistive divider network. Some applications may require a more elaborate bias system.

GAIN CONTROL

Power output of the MRF175L may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems.

PACKAGE DIMENSIONS

