### **Dual NPN Bias Resistor Transistors** R1 = 4.7 k $\Omega$ , R2 = 4.7 k $\Omega$

### NPN Transistors with Monolithic Bias Resistor Network

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

#### Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS

(T\_A = 25°C, common for  $Q_1$  and  $Q_2,$  unless otherwise noted)

Rating	Symbol	Max	Unit
Collector-Base Voltage	V <sub>CBO</sub>	50	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Collector Current – Continuous	Ι <sub>C</sub>	100	mAdc
Input Forward Voltage	V <sub>IN(fwd)</sub>	30	Vdc
Input Reverse Voltage	V <sub>IN(rev)</sub>	10	Vdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MUN5232DW1T1G, SMUN5232DW1T1G	SOT-363	3,000/Tape & Reel
NSBC143EDXV6T1G	SOT-563	4,000/Tape & Reel
NSBC143EDP6T5G	SOT-963	8,000/Tape & Reel


<sup>+</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




#### **ON Semiconductor®**

www.onsemi.com

#### **PIN CONNECTIONS**



#### MARKING DIAGRAMS



M = Date Code\* = Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation may vary depending upon manufacturing location.

#### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
MUN5232DW1 (SOT-363) ONE JUNCTION HEATED			
Total Device Dissipation T <sub>A</sub> = 25°C (Note 37) (Note 38) Derate above 25°C (Note 37) (Note 38)	PD	187 256 1.5 2.0	mW mW/°C
Thermal Resistance,(Note 37)Junction to Ambient(Note 38)	R <sub>θJA</sub>	670 490	°C/W
MUN5232DW1 (SOT-363) BOTH JUNCTION HEATED (Note 39)		·	
Total Device Dissipation T <sub>A</sub> = 25°C (Note 37) (Note 38) Derate above 25°C (Note 37) (Note 38)	PD	250 385 2.0 3.0	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 37) (Note 38)	R <sub>θJA</sub>	493 325	°C/W
Thermal Resistance, Junction to Lead (Note 37) (Note 38)	R <sub>θJL</sub>	188 208	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
NSBC143EDXV6 (SOT-563) ONE JUNCTION HEATED			
Total Device Dissipation T <sub>A</sub> = 25°C (Note 37) Derate above 25°C (Note 37)	PD	357 2.9	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 37)	$R_{ hetaJA}$	350	°C/W
NSBC143EDXV6 (SOT-563) BOTH JUNCTION HEATED (Note 3	39)		
Total Device Dissipation T <sub>A</sub> = 25°C (Note 37) Derate above 25°C (Note 37)	PD	500 4.0	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 37)	R <sub>θJA</sub>	250	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
NSBC143EDP6 (SOT-963) ONE JUNCTION HEATED			
Total Device Dissipation T <sub>A</sub> = 25°C (Note 40) (Note 41) Derate above 25°C (Note 40) (Note 41)	PD	231 269 1.9 2.2	MW mW/°C
Thermal Resistance, Junction to Ambient (Note 40) (Note 41)	R <sub>θJA</sub>	540 464	°C/W
NSBC143EDP6 (SOT-963) BOTH JUNCTION HEATED (Note 39	))	· · ·	
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 40) (Note 41) Derate above 25^{\circ}C (Note 40) (Note 41)	PD	339 408 2.7 3.3	MW mW/°C
Thermal Resistance, Junction to Ambient (Note 40) (Note 41)	R <sub>0JA</sub>	369 306	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

38. FR-4 @ 1.0 × 1.0 Inch Pad.
39. Both junction heated values assume total power is sum of two equally powered channels.
40. FR-4 @ 100 mm<sup>2</sup>, 1 oz. copper traces, still air.
41. FR-4 @ 500 mm<sup>2</sup>, 1 oz. copper traces, still air.

Characteristic	Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS					
Collector-Base Cutoff Current $(V_{CB} = 50 \text{ V}, I_E = 0)$	I <sub>CBO</sub>	-	-	100	nAdc
Collector-Emitter Cutoff Current $(V_{CE} = 50 \text{ V}, I_B = 0)$	I <sub>CEO</sub>	_	-	500	nAdc
Emitter-Base Cutoff Current $(V_{EB} = 6.0 \text{ V}, I_C = 0)$	I <sub>EBO</sub>	-	-	1.5	mAdc
Collector-Base Breakdown Voltage $(I_C = 10 \ \mu A, I_E = 0)$	V <sub>(BR)</sub> CBO	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 42) $(I_C = 2.0 \text{ mA}, I_B = 0)$	V <sub>(BR)CEO</sub>	50	-	_	Vdc
ON CHARACTERISTICS					
DC Current Gain (Note 42) (I <sub>C</sub> = 5.0 mA, V <sub>CE</sub> = 10 V)	h <sub>FE</sub>	15	30	-	
Collector-Emitter Saturation Voltage (Note 42) $(I_C = 10 \text{ mA}, I_B = 1.0 \text{ mA})$	V <sub>CE(sat)</sub>	-	-	0.25	V
Input Voltage (Off) $(V_{CE} = 5.0 \text{ V}, I_C = 100 \ \mu\text{A})$	V <sub>i(off)</sub>	-	1.2	-	Vdc
Input Voltage (On) $(V_{CE} = 0.2 \text{ V}, I_C = 20 \text{ mA})$	V <sub>i(on)</sub>	_	2.4	-	Vdc
Output Voltage (On) ( $V_{CC}$ = 5.0 V, $V_B$ = 2.5 V, $R_L$ = 1.0 k $\Omega$ )	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (Off) $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 0.25 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$	V <sub>OH</sub>	4.9	-	_	Vdc
Input Resistor	R1	3.3	4.7	6.1	kΩ
Resistor Ratio	R <sub>1</sub> /R <sub>2</sub>	0.8	1.0	1.2	

#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ , common for $Q_1$ and $Q_2$ , unless otherwise noted)


42. Pulsed Condition: Pulse Width = 300 ms, Duty Cycle  $\leq$  2%.



(1) SOT–363; 1.0 × 1.0 Inch Pad (2) SOT–563; Minimum Pad


(3) SOT-963; 100 mm<sup>2</sup>, 1 oz. Copper Trace

Figure 98. Derating Curve



TYPICAL CHARACTERISTICS MUN5232DW1, NSBC143EDXV6


Figure 103. Input Voltage vs. Output Current



#### TYPICAL CHARACTERISTICS NSBC143EDP6

# **NSEM**

DATE 11 DEC 2012



6X 0.30 0.66 2 50 0.65 PITCH DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION MILLIMETERS
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. SIONS, OH GATE BUHHS SHALL NOT EXCEED 0.20 PEH END. DIMENSIONS D AND ET AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS 5 AND 6 APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MILLIMETERS				INCHES	3
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
Е	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е	(	0.65 BS	С	0	.026 BS	С
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			(	0.006 BS	SC
aaa	0.15				0.006	
bbb	0.30				0.012	
ccc	0.10				0.004	
ddd		0.10			0.004	

#### GENERIC **MARKING DIAGRAM\***



XXX = Specific Device Code

- М = Date Code\*
- = Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42985B Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2
the right to make changes without furth purpose, nor does <b>onsemi</b> assume a	er notice to any products herein. <b>onsemi</b> mak ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cours es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	roducts for any particular

#### SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

#### DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2	
onsemi and ONSEMI, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves				

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

NDTES:

## onsemí

6Х

 $\overline{}$ 

MILLIMETERS

NDM.

0.55

0.22

0.13

1.60

1.20

0.50 BSC

0.20

1.60

MAX.

0.60

0.27

0.18

1.70

1.30

0.30

1.70

SIDE VIEW

MIN.

0.50

0.17

0.08

1.50

1.10

0.10

1.50



SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

SCALE 4:1

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

А

DIM

Α

b


С

D

Ε

e L

Η<sub>E</sub>



RECOMMENDED MOUNTING FOOTPRINT\* For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (	
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

ж

### DUSEM

#### SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

GENERIC	
MARKING DIAGRAM*	

		1
	XX M•	
4	0	
1		

XX = Specific Device Code

M = Month Code

= Pb-Free Package .

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. EMITTER 1	PIN 1. EMITTER 1	PIN 1. CATHIDE 1
2. BASE 1	2. EMITTER 2	2. CATHIDE 1
3. COLLECTOR 2	3. BASE 2	3. ANIDE/ANIDE 2
4. EMITTER 2	4. COLLECTOR 2	4. CATHIDE 2
5. BASE 2	5. BASE 1	5. CATHIDE 2
6. COLLECTOR 1	6. COLLECTOR 1	6. ANIDE/ANIDE 1
STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. COLLECTOR	PIN 1. CATHODE	PIN 1. CATHIDE
2. COLLECTOR	2. CATHODE	2. ANIDE
3. BASE	3. ANODE	3. CATHIDE
4. EMITTER	4. ANODE	4. CATHIDE
5. COLLECTOR	5. CATHODE	5. CATHIDE
6. COLLECTOR	6. CATHODE	6. CATHIDE
STYLE 7:	STYLE 8:	STYLE 9:
PIN 1. CATHODE	PIN 1. DRAIN	PIN 1. SDURCE 1
2. ANODE	2. DRAIN	2. GATE 1
3. CATHODE	3. GATE	3. DRAIN 2
4. CATHODE	4. SEURCE	4. SDURCE 2
5. ANODE	5. DRAIN	5. GATE 2
6. CATHODE	6. DRAIN	6. DRAIN 1
STYLE 10: PIN 1. CATHIDE 1 2. N/C 3. CATHIDE 2 4. ANIDE 2 5. N/C 6. ANIDE 1	STYLE 11: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	


DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


## nsemi




SCALE 4:1



**TOP VIEW** 



SOT-963 CASE 527AD **ISSUE E** 



STYLE 1: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 2: PIN 1. EMITTER 1 2. EMITTER2 3. BASE 2 4. COLLECTOR 2 5. BASE 1 6. COLLECTOR 1	STYLE 3: PIN 1. CATHODE 1 2. CATHODE 1 3. ANODE/ANO 4. CATHODE 2 5. CATHODE 2 6. ANODE/ANO
STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 5: PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE 5. CATHODE 6. CATHODE	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
	STYLE 8: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE	
STYLE 10: PIN 1. CATHODE 1 2. N/C 2. CATHODE 2		

#### 3. CATHODE 2 4. ANODE 2

- 5. N/C 6. ANODE 1

4. 5.	ANODE/ANODE CATHODE 2 CATHODE 2 ANODE/ANODE
2. 3. 4. 5.	CATHODE ANODE CATHODE CATHODE CATHODE CATHODE CATHODE
2. 3.	9: SOURCE 1 GATE 1 DRAIN 2 SOURCE 2

2

1

DATE 09 FEB 2010


NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME

- DIMENSIONING AND TOLEHANCING PER ASMI Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS
   MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF DAGE MATERIAL
- BASE MATERIAL.

4.	DIIVIE	INSIGNS D AND E DO NOT INCLUDE MOLD
	FLAS	H, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS		
DIM	MIN	NOM	MAX
Α	0.34	0.37	0.40
b	0.10	0.15	0.20
С	0.07	0.12	0.17
D	0.95	1.00	1.05
Е	0.75	0.80	0.85
е	0.35 BSC		
HE	0.95	1.00	1.05
L	0.19 REF		
L2	0.05	0.10	0.15

#### RECOMMENDED **MOUNTING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



= Month Code М

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26456D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-963, 1.00x1.00, 0.35P		PAGE 1 OF 1	
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				