

#### **Freescale Semiconductor**

Data Sheet

## Consumer Low Power Wireless Transmitter Controller

#### Features

- Low power (5 W) solution for Wireless Power Consortium (WPC) compliant transmitter design
- Conforms to the latest version low power WPC specifications
- Supports wide DC input voltage range starting from 4.2 V, typically 5 V, 12 V and 19 V
- Integrated digital demodulation on chip
- Supports all types of receiver modulation strategies (AC capacitor, AC resistor and DC resistor)
- Supports Foreign Object Detection (FOD)
- Super low standby power by Freescale Touch technology
- Supports any low power consumer power transmitter solutions using frequency and duty cycle control, or rail voltage control or phase shift control
- LED & buzzer for system status indication
- Over-voltage/current/temperature protection
- Supports CAN/IIC/SCI/SPI interfaces
- Software based solution to provide maximum design freedom and product differentiation
- FreeMASTER GUI tool to enable configuration, calibration and debugging

#### Applications


• Low Power Wireless Power Transmitter Any lower power consumer power transmitter solution with frequency & duty cycle control, or rail voltage control, or phase-shift control (WPC A/B types or customer properties)

#### **Overview Description**

The WCT1101 is a wireless power transmitter controller that integrates all required functions for WPC "Qi" compliant wireless power transmitter design. It's an intelligent device to work with Freescale touch sensing technology or use periodically analog PING (configurable by user) to detect a mobile device for charging while gaining super low standby power. Once the mobile device is detected, the WCT1101 controls the power transfer by adjusting the operation frequency and duty cycle, or rail voltage, or phase shift of power stage according to message packets sent by mobile device.

To maximize the design freedom and product differentiation, WCT1101 supports any low power consumer power transmitter design (WPC A/B types or customization) using frequency and duty cycle control, or rail voltage control or phase shift control by software based solution. Besides, easy-to-use FreeMASTER GUI tool with configuration, calibration and debugging functions provides user-friendly design experience and speed time-to-market.

The WCT1101 includes digital demodulation module to reduce external components, over-voltage/current/ temperature protection, FOD method to protect from overheating by misplaced metallic foreign objects and general CAN/IIC/SCI/SPI interfaces for external communication purpose. It also handles any abnormal condition and operational status, and provides comprehensive indicator outputs for robust system design.



Wireless Charging System Functional Diagram

© Freescale Semiconductor, Inc., 2014. All rights reserved.





#### Contents

1	Absolute Maximum Ratings	4
1.1	Electrical Operating Ratings	4
1.2	Thermal Handling Ratings	5
1.3	ESD Handling Ratings	5
1.4	Moisture Handling Ratings	5
2	Electrical Characteristics	5
2.1	General Characteristics	5
2.2	Device Characteristics	8
2.3	Thermal Operating Characteristics	
3	Typical Performance Characteristics	
3.1	System Efficiency	
3.2	Standby Power	
3.3	Digital Demodulation	
3.4	Foreign Object Detection	
3.5	Dynamic Input Power Limit	19
4	Device Information	
4.1	Functional Block Diagram	19
4.2	Product Features Overview	20
4.3	Pinout Diagram	21
4.4	Pin Function Description	22



4.5	Ordering Information	31
4.6	Package Outline Drawing	31
5	Software Library	31
5.1	Memory Map	32
5.2	Software Library and API Description	32
6	Design Considerations	32
6.1	Electrical Design Considerations	32
6.2	PCB Layout Considerations	33
6.3	Thermal Design Considerations	34
7	References and Links	34
7.1	References	34
7.2	Useful Links	34



# 1 Absolute Maximum Ratings

#### 1.1 Electrical Operating Ratings

#### Table 1. Absolute Maximum Electrical Ratings ( $V_{SS} = 0 V$ , $V_{SSA} = 0 V$ )

Characteristic	Symbol	Notes <sup>1</sup>	Min.	Max.	Unit
Supply Voltage Range	V <sub>DD</sub>		-0.3	4.0	V
Analog Supply Voltage Range	V <sub>DDA</sub>		-0.3	4.0	V
ADC High Voltage Reference	V <sub>REFHx</sub>		-0.3	4.0	V
Voltage difference $V_{\text{DD}}$ to $V_{\text{DDA}}$	$\Delta V_{DD}$		-0.3	0.3	V
Voltage difference $V_{\text{SS}}$ to $V_{\text{SSA}}$	$\Delta V_{ss}$		-0.3	0.3	V
Digital Input Voltage Range	V <sub>IN</sub>	Pin Group 1	-0.3	5.5	V
RESET Input Voltage Range	V <sub>IN_RESET</sub>	Pin Group 2	-0.3	4.0	V
Oscillator Input Voltage Range	V <sub>osc</sub>	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	VINA	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin $(V_{IN} < V_{SS} - 0.3 \text{ V})^{2, 3}$	V <sub>IC</sub>		_	-5.0	mA
Output clamp current, per pin <sup>4</sup>	V <sub>oc</sub>		_	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	I <sub>lcont</sub>		-25	25	mA
Output Voltage Range (normal push-pull mode)	V <sub>OUT</sub>	Pin Group 1,2	-0.3	4.0	V
Output Voltage Range (open drain mode)	Voutod	Pin Group 1	-0.3	5.5	V
RESET Output Voltage Range	V <sub>OUTOD_RESET</sub>	Pin Group 2	-0.3	4.0	V
DAC Output Voltage Range	V <sub>OUT_DAC</sub>	Pin Group 5	-0.3	4.0	V
Ambient Temperature	T <sub>A</sub>		-40	85	°C
Storage Temperature Range	T <sub>STG</sub>		-55	150	°C

1. Default Mode:

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Continuous clamp current.
- 3. All 5 volt tolerant digital I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If VIN greater than VDIO\_MIN (=  $V_{SS}$  –0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required.
- 4. I/O is configured as push-pull mode.



## 1.2 Thermal Handling Ratings

**Table 2. Thermal Handling Ratings** 

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD Handling Ratings

#### Table 3. ESD Handling Ratings

Characteristic <sup>1</sup>	Min.	Max.	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I <sub>LAT</sub> )	-100	+100	mA

1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 1.4 Moisture Handling Ratings

#### **Table 4. Moisture Handling Ratings**

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	Ι	3	-	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 2 Electrical Characteristics

#### 2.1 General Characteristics

**Table 5. General Electrical Characteristics** 

Recommended Operating Conditions ( $V_{REFLx} = 0 V$ , $V_{SSA} = 0 V$ , $V_{SS} = 0 V$ )								
Characteristic	Symbol	Notes	Min.	Тур.	Max.	Unit	Test Conditions	
Supply Voltage <sup>2</sup>	$V_{DD}$ , $V_{DDA}$		2.7	3.3	3.6	V	-	



			r	1	1		
ADC (Cyclic) Reference Voltage High	V <sub>refha</sub> V <sub>refhb</sub>		3.0		Vdda	V	-
Voltage difference $V_{DD}$ to $V_{DDA}$	$\Delta V_{DD}$		-0.1	0	0.1	V	-
Voltage difference $V_{\text{SS}}$ to $V_{\text{SSA}}$	$\Delta V_{ss}$		-0.1	0	0.1	V	-
Input Voltage High (digital inputs)	V <sub>IH</sub>	1 (Pin Group 1)	$0.7 \times V_{DD}$		5.5	V	-
RESET Voltage High	V <sub>IH_RESET</sub>	1 (Pin Group 2)	$0.7 \times V_{DD}$	-	V <sub>DD</sub>	V	-
Input Voltage Low (digital inputs)	VIL	1 (Pin Group 1,2)			$0.35 \times V_{DD}$	V	-
Oscillator Input Voltage High XTAL driven by an external clock source	V <sub>IHOSC</sub>	1 (Pin Group 4)	2.0		V <sub>DD</sub> + 0.3	V	-
Oscillator Input Voltage Low	VILOSC	1 (Pin Group 4)	-0.3		0.8	V	-
Output Source Current High (at V <sub>OH</sub> min.) <sup>3,4</sup> • Programmed for low drive strength • Programmed for high drive strength	I <sub>ОН</sub>	1 (Pin Group 1) 1 (Pin Group 1)	-		-2 -9	mA	-
Output Source Current Low (at V <sub>OL</sub> max.) <sup>3,4</sup> • Programmed for low drive strength • Programmed for high drive strength	I <sub>OL</sub>	1 (Pin Group 1,2) 1 (Pin Group 1,2)			2 9	mA	-
Output Voltage High	V <sub>OH</sub>	1 (Pin Group 1)	V <sub>DD</sub> - 0.5	-	-	V	$I_{OH} = I_{OHmax}$
Output Voltage Low	V <sub>OL</sub>	1 (Pin Group 1,2)	-	-	0.5	V	$I_{OL} = I_{OLmax}$
Digital Input Current High pull-up enabled or disabled	l <sub>iH</sub>	1 (Pin Group 1) 1 (Pin Group 2)	-	0	+/-2.5	μΑ	$V_{IN} = 2.4 V$ to 5.5 V $V_{IN} = 2.4 V$ to V <sub>DD</sub>
Comparator Input Current High	I <sub>IHC</sub>	1 (Pin Group 3)		0	+/-2	μA	$V_{\text{IN}} = V_{\text{DDA}}$
Oscillator Input Current High	I <sub>IHOSC</sub>	1 (Pin Group 4)	-	0	+/-2	μA	$V_{\text{IN}} = V_{\text{DDA}}$
Internal Pull-Up Resistance	$R_{Pull-Up}$		20	-	50	kΩ	-
Internal Pull-Down Resistance	R <sub>Pull-Down</sub>		20	-	50	kΩ	-



						1	
Comparator Input Current Low	I <sub>ILC</sub>	1 (Pin Group 3)	-	0	+/-2	μΑ	$V_{IN} = 0V$
Oscillator Input Current Low	I <sub>ILOSC</sub>	1 (Pin Group 4)	-	0	+/-2	μA	$V_{IN} = 0V$
DAC Output Voltage Range	V <sub>DAC</sub>	1 (Pin Group 5)	V <sub>SSA</sub> + 0.04	-	V <sub>DDA</sub> - 0.04	V	$\begin{array}{l} R_{\text{LD}}=3\ \text{k}\Omega,\\ C_{\text{LD}}=400\\ \text{pF} \end{array}$
Output Current <sup>1</sup> High Impedance State	I <sub>OZ</sub>	1 (Pin Group 1,2)	-	0	+/-1	μA	-
Schmitt Trigger Input Hysteresis	V <sub>HYS</sub>	1 (Pin Group 1,2)	$0.06 \times V_{DD}$	-	-	V	-
Input capacitance	C <sub>IN</sub>		-	10	-	pF	-
Output capacitance	C <sub>OUT</sub>		-	10	-	pF	-
GPIO pin interrupt pulse width <sup>5</sup>	$T_{INT\_Pulse}$	6	1.5	-	-	Bus clock	-
Port rise and fall time (high drive strength). Slew disabled.	$T_{Port_H_DIS}$	7	5.5	-	15.1	ns	2.7 ≤ VDD ≤ 3.6 V
Port rise and fall time (high drive strength). Slew enabled.	T <sub>Port_H_EN</sub>	7	1.5	-	6.8	ns	2.7 ≤ VDD ≤ 3.6 V
Port rise and fall time (low drive strength). Slew disabled.	T <sub>Port_L_DIS</sub>	8	8.2	-	17.8	ns	2.7 ≤ VDD ≤ 3.6 V
Port rise and fall time (low drive strength). Slew enabled.	T <sub>Port_L_EN</sub>	8	3.2	-	9.2	ns	2.7 ≤ VDD ≤ 3.6 V
Device (system and core) clock frequency	fsysclk		0	-	100	MHz	-
Bus clock	f <sub>BUS</sub>		-	-	50	MHz	-

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- ADC (Cyclic) specifications are not guaranteed when VDDA is below 3.0 V.
- 3. Total chip source or sink current cannot exceed 75 mA.
- 4. Contiguous pin DC injection current of regional limit—including sum of negative injection currents or sum of positive injection currents of 16 contiguous pins—is 25 mA.
- 5. Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIOn\_IPOLR and GPIOn\_IENR.
- 6. The greater synchronous and asynchronous timing must be met.
- 7. 75 pF load.

2.

8. 15 pF load.



## 2.2 Device Characteristics

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>POR</sub>	After a POR event, the amount of delay from when VDD reaches 2.7 V to when the first instruction executes (over the operating temperature range).	199	225	hs	
T <sub>S2R</sub>	STOP mode to RUN mode	6.79	7.27	μs	1
T <sub>LPS2LPR</sub>	LPS mode to LPRUN mode	240.9	551	μs	2
T <sub>VLPS2VLPR</sub>	VLPS mode to VLPRUN mode	1424	1459	μs	4
T <sub>W2R</sub>	WAIT mode to RUN mode	0.57	0.62	μs	3
T <sub>LPW2LPR</sub>	LPWAIT mode to LPRUN mode	237.2	554	μs	2
T <sub>VLPW2VLPR</sub>	VLPWAIT mode to VLPRUN mode	1413	1500	μs	4
Power Consu	mption Operating Behaviors				
			Typical at 3		
Mode	Conditions	Max. Frequency	I <sub>DD</sub>	I <sub>DDA</sub>	Notes
RUN1	100 MHz core clock, 50 MHz peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6-bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no	100 MHz	38.1 mA	9.9 mA	

#### **Table 6. General Device Characteristics**



					1
RUN2	50 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6-bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	50 MHz	27.6 mA	9.9 mA	
WAIT	50 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, core in WAIT state, all peripheral modules enabled, TMRs and SCIs using 1× clock, NanoEdge within eFlexPWM using 2× clock, ADC/DAC (one 12-bit DAC, all 6-bit DACs)/comparator powered off, all ports configured as inputs with input low and no DC loads	50 MHz	24.0 mA	-	
STOP	4 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered off, core in STOP state, all peripheral module and core clocks are off, ADC/DAC/Comparator powered off, all ports configured as inputs with input low and no DC loads	4 MHz	6.3 mA	-	
LPRUN	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, repeat NOP instructions, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, simple loop with running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	2 MHz	2.8 mA	3.1 mA	
LPWAIT	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, regulators are in standby, PLL disabled, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, core in WAIT mode, all ports configured as inputs with input low and no DC loads	2 MHz	2.7 mA	3.1 mA	



t <sub>IF</sub>	Delay from Interrupt Assertion to Fetch of first instruction (exiting STOP mode)	361.3	570.9	ns	
t <sub>RDA</sub>	RESET desertion to First Address Fetch	865 × T <sub>OSC</sub> + 8 × Т <sub>SYSCLK</sub>	-	ns	6
t <sub>RA</sub>	Minimum RESET Assertion Duration	16	-	ns	5
Symbol	Characteristic	Min.	Max.	Unit	Notes
Reset and Inte	errupt Timing				1
VLPSTOP	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA	-	
VLPWAIT	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in WAIT mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA	-	
VLPRUN	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, repeat NOP instructions, all peripheral modules, except COP and EWM, disabled and clocks gated off, simple loop running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA	-	
LPSTOP	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, only PITs and COP enabled, other peripheral modules disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	2 MHz	1.2 mA	-	

PMC Low-Voltage Detection (LVD) and Power-On Reset (POR) Parameters				

Symbol	Characteristic	Min.	Тур.	Max.	Unit
$V_{POR\_A}$	POR Assert Voltage <sup>7</sup>	-	2.0	-	V

ŀ



$V_{POR_R}$	POR Release Voltage <sup>8</sup>	-	2.7	-	V
V <sub>LVI_2p7</sub>	LVI_2p7 Threshold Voltage	-	2.73	-	V
V <sub>LVI_2p2</sub>	LVI_2p2 Threshold Voltage	-	2.23	-	V
JTAG Timing					
Symbol	Description	Min.	Max.	Unit	Notes
f <sub>OP</sub>	TCK frequency of operation	DC	f <sub>sysclк</sub> /8	MHz	
t <sub>PW</sub>	TCK clock pulse width	50	-	ns	
t <sub>DS</sub>	TMS, TDI data set-up time	5	-	ns	
t <sub>DH</sub>	TMS, TDI data hold time	5	-	ns	
t <sub>DV</sub>	TCK low to TDO data valid	-	30	ns	
t <sub>TS</sub>	TCK low to TDO tri-state	-	30	ns	
Regulator 1.2	V Parameters				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
V <sub>CAP</sub>	Output Voltage <sup>9</sup>	-	1.22	-	V
I <sub>SS</sub>	Short Circuit Current <sup>10</sup>	-	600	-	mA
T <sub>RSC</sub>	Short Circuit Tolerance (V <sub>CAP</sub> shorted to ground)	-	-	30	Mins
$V_{REF}$	Reference Voltage (after trim)	-	1.21	-	V
External Cloc	k Timing				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
f <sub>osc</sub>	Frequency of operation (external clock driver)	-	-	50	MHz
t <sub>PW</sub>	Clock pulse width <sup>11</sup>	8			ns
t <sub>rise</sub>	External clock input rise time <sup>12</sup>	-	-	1	ns
t <sub>fall</sub>	External clock input fall time <sup>13</sup>	-	-	1	ns
Vih	Input high voltage overdrive by an external clock	$0.85 \times V_{DD}$	-	-	V
V <sub>il</sub>	Input low voltage overdrive by an external clock	-	-	0.3×V <sub>DD</sub>	V
Phase-Locke	d Loop (PLL) Timing				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
f <sub>Ref_PLL</sub>	PLL input reference frequency <sup>14</sup>	8	8	16	MHz
f <sub>OP_PLL</sub>	PLL output frequency <sup>15</sup>	200	-	400	MHz
$t_{Lock_PLL}$	PLL lock time <sup>16</sup>	35.5	-	73.2	μs
t <sub>DC_PLL</sub>	Allowed Duty Cycle of input reference	40	50	60	%



Symbol	Characteristic	Min.	Тур.	Max.	Unit
f <sub>xosc</sub>	Frequency of operation	4	8	16	MHz
Relaxation Os	cillator Electrical Specifications			÷	
Symbol	Characteristic	Min.	Тур.	Max.	Unit
	8 MHz Output Frequency <sup>17</sup> RUN Mode	7.84	8	8.16	MHz
f <sub>ROSC_8М</sub>	0 °C to 85 °C     -40 °C to 85 °C     Standby Mode (IRC trimmed @ 8 MHz)	7.76	8	8.24	MHz
	• -40 °C to 85 °C	-	405	-	kHz
f <sub>ROSC_8M_Delta</sub>	8 MHz Frequency Variation over 25 °C RUN Mode Due to temperature				
	• 0 °C to 85 °C • -40 °C to 85 °C	-	+/-1.5 +/-1.5	+/-2 +/-3	% %
f <sub>ROSC_200k</sub> 17	200 kHz Output Frequency <sup>18</sup> RUN Mode		.,		
	• -40 °C to 85 °C	194	200	206	kHz
f <sub>ROSC_200k_Delta</sub>	200 kHz Output Frequency Variation over 25 °C <sup>18</sup> RUN Mode Due to temperature				
	<ul> <li>0 °C to 85 °C</li> <li>-40 °C to 85 °C</li> </ul>	-	+/-1.5 +/-1.5	+/-2 +/-3	% %
t <sub>Stab</sub>	Stabilization Time • 8 MHz output <sup>19</sup> • 200 kHz output <sup>20</sup>	-	0.12 10	-	µs µs
t <sub>DC_ROSC</sub>	Output Duty Cycle	48	50	52	%
- lash Specific	ations			•	
Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>hvpgm4</sub>	Longword Program high-voltage time	-	7.5	18	μs
t <sub>hversscr</sub>	Sector Erase high-voltage time <sup>21</sup>	-	13	113	ms
t <sub>hversall</sub>	Erase All high-voltage time <sup>21</sup>	-	52	452	ms
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector) <sup>22</sup>	-	-	60	μs
t <sub>pgmchk</sub>	Program Check execution time <sup>22</sup>	-	-	45	μs
t <sub>rdrsrc</sub>	Read Resource execution time <sup>22</sup>	-	-	30	μs
t <sub>pgm4</sub>	Program Longword execution time	-	65	145	μs
t <sub>ersscr</sub>	Erase Flash Sector execution time <sup>23</sup>	-	14	114	ms



Symbol	Characteristic	Min.	Тур.	Max.	Unit
2-bit DAC El	ectrical Specifications				
C <sub>ADCI</sub>	Input sampling capacitance	-	4.8	-	pF
I <sub>INJ</sub>	Input injection current <sup>34</sup>	-	-	+/-3	mA
ENOB	Effective number of bits	-	10.6	-	bits
E <sub>GAIN</sub>	Gain Error	-	0.996 to 1.004	0.99 to 1.101	-
Voffset	Offset <sup>33</sup> <ul> <li>Fully differential</li> <li>Single ended/Unipolar</li> </ul>	-	+/- 8 +/- 12	-	mV mV
	Differential non-linearity <sup>31</sup>	-	+/- 0.5	+/- 0.8	LSB <sup>3</sup>
INLADC	Integral non-linearity <sup>31</sup>	-	+/- 1.5	+/- 2.2	LSB <sup>3</sup>
I <sub>VREFH</sub>	V <sub>REFH</sub> current (in external mode)	-	190	225	μA
IADPWRDWN	ADC power down current (adc_pdn enabled)	-	0.1	-	μA
<b>I</b> ADCRUN	ADC RUN current (per ADC block)	-	1.8	-	mA
t <sub>ADCPU</sub>	ADC power-up time (from adc_pdn)	-	13	-	tADCC
t <sub>ADC</sub>	Conversion time	-	8	-	t <sub>ADCC</sub>
V <sub>ADCIN</sub>	Input voltage range (per input) <sup>30</sup> <ul> <li>External Reference</li> <li>Internal Reference</li> </ul>	V <sub>REFL</sub> V <sub>SSA</sub>	-	V <sub>refh</sub> V <sub>dda</sub>	V V
R <sub>ADC</sub>	Conversion range <sup>29</sup> <ul> <li>Fully differential</li> <li>Single-ended/unipolar</li> </ul>	-( V <sub>refh</sub> - V <sub>refl</sub> ) V <sub>refl</sub>	-	V <sub>refh</sub> - V <sub>refl</sub> V <sub>refh</sub>	v v
f <sub>ADCCLK</sub>	ADC conversion clock <sup>28</sup>	0.1	-	10	MHz
$V_{REFHX}$	V <sub>REFH</sub> supply voltage <sup>27</sup>	V <sub>DDA</sub> - 0.6		$V_{DDA}$	V
V <sub>DDA</sub>	Supply voltage <sup>26</sup>	3.0	3.3	3.6	V
Symbol	Characteristic	Min.	Тур.	Max.	Unit
2-bit Cyclic	ADC Electrical Specifications				
n <sub>flashcyc</sub>	Cycling endurance <sup>25</sup>	10 K	50 K <sup>24</sup>	-	cycle
t <sub>flashret1k</sub>	Data retention after up to 1 K cycles	20	100 <sup>24</sup>	-	years
t <sub>flashret10k</sub>	Data retention after up to 10 K cycles	5	50 <sup>24</sup>	-	year
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time <sup>22</sup>	_	-	30	μs
t <sub>ersall</sub>	Erase All Blocks execution time <sup>23</sup>	-	70	575	ms
t <sub>pgmonce</sub>	Program Once execution time		65	-	μs
t <sub>rdonce</sub>	Read 1s All Blocks execution time         Read Once execution time <sup>22</sup>	-	_	0.9 25	μs

	7	

t <sub>SETTLE</sub>	Settling time <sup>35</sup> under $R_{LD} = 3 \text{ k}\Omega$ , $C_{LD} = 400$	<u> </u>	1	_	μs
	pF				
<b>t</b> dacpu	DAC power-up time (from PWRDWN release to valid DACOUT)	-	-	11	μs
INL <sub>DAC</sub>	Integral non-linearity <sup>37</sup>	-	+/- 3	+/- 4	LSB <sup>36</sup>
DNLDAC	Differential non-linearity <sup>37</sup>	-	+/- 0.8	+/- 0.9	LSB <sup>36</sup>
MON <sub>DAC</sub>	Monotonicity (> 6 sigma monotonicity, < 3.4 ppm non-monotonicity)		Guaranteed	•	-
VOFFSET	Offset error <sup>37</sup> (5% to 95% of full range)	-	+/- 25	+/- 43	mV
EGAIN	Gain error <sup>37</sup> (5% to 95% of full range)	-	+/- 0.5	+/- 1.5	%
V <sub>OUT</sub>	Output voltage range	V <sub>SSA</sub> + 0.04	-	V <sub>DDA</sub> - 0.04	V
SNR	Signal-to-noise ratio	-	85	-	dB
ENOB	Effective number of bits	-	11	-	bits
Comparator a	and 6-bit DAC Electrical Specifications				
Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	2.7	-	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode(EN=1, PMODE=1)	-	300	-	μA
I <sub>DDLS</sub>	Supply current, Low-speed mode(EN=1, PMODE=0)	-	36	-	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>ss</sub>	-	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	-	-	20	mV
	Analog comparator hysteresis <sup>38</sup>	-	5	13	mV
V <sub>H</sub>	<ul><li>CR0[HYSTCTR]=00</li><li>CR0[HYSTCTR]=01</li></ul>	-	25	48	mV
• 11	<ul> <li>CR0[HYSTCTR]=10</li> </ul>	-	55	105	mV
	CR0[HYSTCTR]=11	-	80	148	mV
$V_{CMPOh}$	Output high	V <sub>DD</sub> - 0.5	-	-	V
V <sub>CMPOI</sub>	Output low	-	-	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode(EN=1, PMODE=1) <sup>39</sup>	-	25	50	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode(EN=1, PMODE=0) <sup>39</sup>	-	60	200	ns
t <sub>DLS</sub> t <sub>DInit</sub>		-	60 40	200	ns µs
	mode(EN=1, PMODE=0) <sup>39</sup>	-			



INL <sub>DAC6b</sub>	6-bit DAC integral non-linearity	-0.5	-	,	0.5	LSB <sup>41</sup>
<b>DNL</b> <sub>DAC6b</sub>	6-bit DAC differential non-linearity	-0.3	-		0.3	LSB <sup>41</sup>
eFlexPWM Ti	ming Parameters					
Symbol	Characteristic	Min.	Ту	р.	Max.	Unit
<b>f</b> <sub>PWM</sub>	PWM clock frequency	-	10	0	-	MHz
SPWMNEP	NanoEdge Placement (NEP) step size <sup>42,43</sup>	-	31	2	-	ps
t <sub>DFLT</sub>	Delay for fault input activating to PWM output deactivated	1	-		-	ns
t <sub>PWMPU</sub>	Power-up time <sup>44</sup>	-	2	5	-	μs
Quad Timer T	iming					
Symbol	Characteristic	Min.	Ма	ix.	Unit	Notes
P <sub>IN</sub>	Timer input period	2T <sub>timer</sub> + 6	-		ns	45
PINHL	Timer input high/low period	1T <sub>timer</sub> + 3	-		ns	45
Pout	Timer output period	2T <sub>timer</sub> - 2	-		ns	45
POUTHL	Timer output high/low period	1T <sub>timer</sub> - 2		,	ns	45
QSPI Timing						•
Symbol	Characteristic	Min.			ax.	Unit
Symbol	Characteristic	Master	Slave	Master	Slave	Unit
tc	Cycle time	60	60	-	-	ns
t <sub>ELD</sub>	Enable lead time	-	20	-	-	ns
t <sub>ELG</sub>	Enable lag time	-	20	-	-	ns
t <sub>CH</sub>	Clock (SCLK) high time	28	28	-	-	ns
t <sub>CL</sub>	Clock (SCLK) low time	28	28	-	-	ns
t <sub>DS</sub>	Data set-up time required for inputs	20	1	-	-	ns
t <sub>DH</sub>	Data hold time required for inputs	1	3	-	-	ns
t <sub>A</sub>	Access time (time to data active from high-impedance state)		5		-	ns
t <sub>D</sub>	Disable time (hold time to high-impedance state)		5		-	ns
t <sub>DV</sub>	Data valid for outputs	-	-			ns
t <sub>DI</sub>	Data invalid	0	0	-	-	ns
t <sub>R</sub>	Rise time	-	-	1	1	ns
t <sub>F</sub>	Fall time	-	-	1	1	ns
QSCI Timing						
Symbol	Characteristic	Min.	Ма	ix.	Unit	Notes
BR <sub>SCI</sub>	Baud rate	-	(f <sub>MAX_SCI</sub> /16)		Mbit/s	46



$PW_TXD$	TXD pulse width	0.965/B	R <sub>SCI</sub>	1.04/BR <sub>SCI</sub>		ns	
CAN Timing							
Symbol	Characteristic	Min		Max.		Unit	Notes
BR <sub>CAN</sub>	Baud rate	-		1		Mbit/s	
TWAKEUP	CAN Wakeup dominant pulse filtered	-		1.5		μs	
T <sub>WAKEUP</sub>	CAN Wakeup dominant pulse pass	5		-		μs	
IIC Timing							
0		Mi	n.	Max.			Netter
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit	Notes
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz	
t <sub>hd_sta</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4	-	0.6	-	μs	
t <sub>SCL_LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μs	
t <sub>SCL_HIGH</sub>	HIGH period of the SCL clock	4	-	0.6	-	μs	
t <sub>su_sta</sub>	Set-up time for a repeated START condition	4.7	-	0.6	-	μs	
t <sub>HD_DAT</sub>	Data hold time for IIC bus devices	047	3.45 <sup>48</sup>	049	0.947	μs	
$t_{\text{SU}_{\text{DAT}}}$	Data set-up time	250 <sup>50</sup>	-	100 <sup>51</sup>	-	ns	48
t <sub>r</sub>	Rise time of SDA and SCL signals	-	1000	20 + 0.1C <sub>b</sub>	300	ns	52
t <sub>f</sub>	Fall time of SDA and SCL signals	-	300	20 + 0.1C <sub>b</sub>	300	ns	51
t <sub>SU_STOP</sub>	Set-up time for STOP condition	4	-	0.6	-	μs	
t <sub>BUS_Free</sub>	Bus free time between STOP and START condition	4.7	-	1.3	-	μs	
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter	N/A	N/A	0	50	ns	

1. CPU clock = 4 MHz and System running from 8 MHz IRC Applicable to all wakeup times: Wakeup times (in 1,2,3,4) are measured from GPIO toggle for wakeup till GPIO toggle at the wakeup interrupt subroutine from respective stop/wait mode.

2. CPU clock = 200 kHz and 8 MHz IRC on standby. Exit via interrupt on Port C GPIO.

- 3. Clock configuration: CPU and system clocks= 100 MHz; Bus Clock = 50 MHz. Exit via an interrupt on PortC GPIO.
- 4. Using 64 KHz external clock; CPU Clock = 32 KHz. Exit via an interrupt on PortC GPIO.
- 5. If the RESET pin filter is enabled by setting the RST\_FLT bit in the SIM\_CTRL register to 1, the minimum pulse assertion must be greater than 21 ns.
- 6. TOSC means oscillator clock cycle; TSYSCLK means system clock cycle.
- 7. During 3.3 V VDD power supply ramp down.
- 8. During 3.3 V VDD power supply ramp up (gated by LVI\_2p7).
- 9. Value is after trim.
- 10. Guaranteed by design.
- 11. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- 12. External clock input rise time is measured from 10% to 90%.
- 13. External clock input fall time is measured from 90% to 10%.
- 14. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.
- 15. The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must be set to 400 MHz.



- 16. This is the time required after the PLL is enabled to ensure reliable operation.
- 17. Frequency after application of 8 MHz trimmed.
- 18. Frequency after application of 200 kHz trimmed.
- 19. Standby to run mode transition.
- 20. Power down to run mode transition.
- 21. Maximum time based on expectations at cycling end-of-life.
- 22. Assumes 25 MHz flash clock frequency.
- 23. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 24. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 25. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  Tj  $\leq$  125°C.
- 26. The ADC functions up to VDDA = 2.7 V. When VDDA is below 3.0 V, ADC specifications are not guaranteed.
- 27. When the input is at the V<sub>REFL</sub> level, the resulting output will be all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the V<sub>REFH</sub> level the output will be all ones (hex FFF), minus any error contribution due to offset and gain error.
- 28. ADC clock duty cycle is  $45\% \approx 55\%$ .
- 29. Conversion range is defined for x1 gain setting. For x2 and x4 the range is 1/2 and 1/4, respectively.
- 30. In unipolar mode, positive input must be ensured to be always greater than negative input.
- 31. INLADC/DNLADC is measured from VADCIN = VREFL to VADCIN = VREFH using Histogram method at x1 gain setting.
- 32. Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 gain setting.
- 33. Any off-channel with 50 kHz full-scale input to the channel being sampled with DC input (isolation crosstalk).
- 34. The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC.
- 35. Settling time is swing range from VSSA to VDDA.
- 36. LSB = 0.806 mV.
- 37. No guaranteed specification within 5% of VDDA or VSSA.
- 38. Typical hysteresis is measured with input voltage range limited to 0.7 to VDD-0.7 V.
- 39. Signal swing is 100 mV.
- 40. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 41. 1 LSB = Vreference/64.
- 42. Reference IPbus clock of 100 MHz in NanoEdge Placement mode.
- 43. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 44. Powerdown to NanoEdge mode transition.
- 45. Ttimer = Timer input clock cycle. For 100 MHz operation, Ttimer = 10 ns.
- 46. fMAX\_SCI is the frequency of operation of the SCI clock in MHz, which can be selected as the bus clock or 2x bus clock for the device.
- 47. The master mode IIC deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 48. The maximum tHD\_DAT must be met only if the device does not stretch the LOW period (tSCL\_LOW) of the SCL signal.
- 49. Input signal Slew = 10 ns and Output Load = 50 pF
- 50. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 51. A Fast mode IIC bus device can be used in a Standard mode IIC bus system, but the requirement tSU\_DAT ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line trmax + tSU\_DAT = 1000 + 250 = 1250 ns (according to the Standard mode IIC bus specification) before the SCL line is released.
- 52. Cb = total capacitance of the one bus line in pF.

## 2.3 Thermal Operating Characteristics

#### **Table 7. General Thermal Characteristics**

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C



# **3** Typical Performance Characteristics

#### 3.1 System Efficiency

The typical maximum system efficiency (receiver output power vs. transmitter input power) on Freescale WCT1101 based transmitter solutions can usually reach 70 plus percentage. Of course, the detailed number depends on the specific solution type. For example, Freescale A11 reference solution has more than 75% system efficiency with bq51013AEVM-764 receiver module.

**Note:** Power components are the main factor to determine the system efficiency, such as drivers and MOSFETs.

### 3.2 Standby Power

The purpose of the standby mode of operation is to reduce the power consumption of a wireless power transfer system when power transfer is not required. There are two ways to enter standby mode. The first is when the transmitter doesn't detect the presence of a valid receiver. The second is when the receiver sends only an End Power Transfer Packet. In standby mode, the transmitter only monitors if a receiver is placed on the active charging area of the transmitter or removed there from.

It is recommended that the transmitter's power consumption in standby mode meets the relative regional regulations especially for "No-load power consumption".

In Freescale A11 reference design solution:

- Transmitter power consumption in standby mode with Analog PING technology: < 12 mA (60 mW with 5 V DC input)
- Transmitter power consumption in standby mode with Touch Sensor technology: < 5 mA (25 mW with 5 V DC input)

#### 3.3 Digital Demodulation

To optimize system BOM cost, WCT1101 solution employs digital demodulation algorithm to communicate with receiver. This method can achieve high performance, low cost, and very simple coil signal sensing circuit with less component number.

#### 3.4 Foreign Object Detection

WCT1101 solution employs flexible, intelligent and easy-to-use FOD algorithm to ensure accurate foreign metal objects detection. With Freescale FreeMASTER GUI tool, FOD algorithm can be easily calibrated to get accurate power loss information especially for very sensitive foreign objects.



### 3.5 Dynamic Input Power Limit

When the transmitter is powered by a limited power supply, such as USB power, WCT1101 can limit the transmitter output power and provide necessary margin relative to the input power supply capability. By monitoring the input voltage and input current of the transmitter, when it drops to a specified level and still positive Control Error Packet (CEP) is received, WCT1101 will stop increasing power output and control transmitter operation in input power limit status. Users can know the system is in DIPL control mode by LED indication, LED1 and LED2 will be in fast blinking mode when input power is limited. WCT1101 will exit DIPL control mode and return to normal PID control mode if a negative Control Error Packet (CEP) is received to reduce output power. The input voltage level for DIPL control can be configured in the WCT1101 example project.

# 4 Device Information

#### 4.1 Functional Block Diagram

This functional block diagram just shows the functional block pin assignment information of MWCT1101CLH. For the detailed pin multiplexing information, please see Section 4.4 of "Pin Function Description".






Figure 3. MWCT1101CLH Function Block Diagram

#### 4.2 Product Features Overview

The following table highlights the main on-chip resource features of MWCT1101 device. Table 8. Product Features Overview

Part	WCT1101
Maximum Core/Bus Clock (MHz)	100/50
Maximum Fully Run Current Consumption (mA)	38.1 (V <sub>DD</sub> ) + 9.9 (V <sub>DDA</sub> )
On-Chip Program Flash Memory Size (KB)	64
On-Chip SRAM Memory Size (KB)	8
Memory Resource Protection	Yes
Inter-Peripheral Crossbar Switches with AOI	Yes
On-Chip Relaxation Oscillator	1 (8 MHz) + 1 (200 kHz)
Windowed Computer Operating Properly	1
External Watchdog Monitor	1
Cyclic Redundancy Check	1



Periodic Interrupt Timer		2
Quad Timer		1 x 4
12-bit Cyclic ADC Channe	els	2 x 8
PWM Channels	High-Resolution	8
Pww Channels	Standard	4
12-bit DAC		2
Analog Comparator /w 6-bit REF DAC		4
DMA Channels		4
Queued Serial Communic	cations Interface	2
Queued Serial Peripheral	Interface	2
Inter-Integrated Circuit		1
Controller Area Network (MSCAN)		1
GPIO		54
Package		64 LQFP

### 4.3 Pinout Diagram




Figure 4. MWCT1101CLH Pinout Diagram



## 4.4 Pin Function Description

By default, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses, can be programmed through GPIO module peripheral enable registers and SIM module GPIO peripheral select registers.

Signal Name	Pin No.	Multiplexing Signals	Function Description			
тск	1	GPIOD2	Test Clock Input — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pull-up resistor. A Schmitt-trigger input is used for noise immunity. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TCK.			
RESET	2	GPIOD4	After reset, the default state is TCK.         RESET — This input is a direct hardware reset on the processor. When         RESET is asserted low, the device is initialized and placed in the reset state.         A Schmitt-trigger input is used for noise immunity. The internal reset signal is de-asserted synchronous with the internal clocks after a fixed number of internal clocks.         Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. If RESET functionality is disabled in this mode and the chip can be reset only via POR, COP reset, or software reset.         After reset, the default state is RESET.			
GPIOC0	3	EXTAL/CLKIN0	<ul> <li>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>EXTAL — External Crystal Oscillator Input. This input connects the internal crystal oscillator input to an external crystal or ceramic resonator.</li> <li>CLKINO — This pin serves as an external clock input 0.</li> <li>After reset, the default state is GPIOC0.</li> </ul>			
GPIOC1	4	XTAL	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. XTAL — External Crystal Oscillator Output. This output connects the internal crystal oscillator output to an external crystal or ceramic resonator. After reset, the default state is GPIOC1.			
GPIOC2	5	TXD0/XB_OUT 11/XB_IN2/CLK O0	<ul> <li>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>TXD0 — The SCI0 transmit data output or transmit/receive in single wire operation.</li> <li>XB_OUT11 — Crossbar module output 11.</li> <li>XB_IN2 — Crossbar module input 2.</li> <li>CLKO0 — This is a buffered clock output 0; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.</li> </ul>			

Table 9.	Pin	Signal	Descriptions
1 4 6 1 6 1		0.g	



			After reset, the default state is GPIOC2. Port F GPIO — This GPIO pin can be individually programmed as an input or
			output pin.
			RXD0 — The SCI0 receive data input.
GPIOF8	6	RXD0/XB_OUT 10/CMPD_O/P	XB_OUT10 — Crossbar module output 10.
GFIOFO	0	WM_2X	CMPD_O — Analog comparator D output.
			PWM_2X — NanoEdge eFlexPWM sub-module 2 output X or input capture X.
			After reset, the default state is GPIOF8.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			TA0 — Quad timer module A channel 0 input/output.
GPIOC3	7	TA0/CMPA_O/ RXD0/CLKIN1	CMPA_O — Analog comparator A output.
		KADU/GERINT	RXD0 — The SCI0 receive data input.
			CLKIN1 — This pin serves as an external clock input 1.
			After reset, the default state is GPIOC3.
		TA1/CMPB_O/X B_IN6/ EWM_OUT	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			TA1 — Quad timer module A channel 1 input/output.
GPIOC4	8		CMPB_O — Analog comparator B output.
011004	0		XB_IN6 — Crossbar module input 6.
			EWM_0UT — External watchdog monitor output.
			After reset, the default state is GPIOC4.
			Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA7	9	ANA7&CMPD_I N3	ANA7&CMPD_IN3 — Analog input to channel 7 of ADCA and input 3 of analog comparator D. When used as an analog input, the signal goes to the ANA7 and CMPD_IN3.
			After reset, the default state is GPIOA7.
			Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA6	10	ANA6&CMPD_I N2	ANA6&CMPD_IN2 — Analog input to channel 6 of ADCA and input 2 of analog comparator D. When used as an analog input, the signal goes to the ANA6 and CMPD_IN2.
			After reset, the default state is GPIOA6.
			Port A GPIO — This GPIO pin can be individually programmed as an input
GPIOA5	11	ANA5&CMPD_I N1	or output pin.
			ANA5&CMPD_IN1 — Analog input to channel 5 of ADCA and input 1 of analog comparator D. When used as an analog input, the signal goes to the



			ANA5 and CMPD_IN1.
			After reset, the default state is GPIOA5
			After reset, the default state is GPIOA5. Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA4	12	ANA4&CMPD_I N0	ANA4&CMPD_IN0 — Analog input to channel 4 of ADCA and input 0 of analog comparator D. When used as an analog input, the signal goes to the ANA4 and CMPD_IN0.
			After reset, the default state is GPIOA4.
			Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA0	13	ANA0&CMPA_I N3/CMPC_O	ANA0&CMPA_IN3 — Analog input to channel 0 of ADCA and input 3 of analog comparator A. When used as an analog input, the signal goes to the ANA0 and CMPA_IN3.
			CMPC_O — Analog comparator C output.
			After reset, the default state is GPIOA0.
			Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA1	14	ANA1&CMPA_I N0	ANA1 and CMPA_IN0 — Analog input to channel 1 of ADCA and input 0 of analog comparator A. When used as an analog input, the signal goes to the ANA1 and CMPA_IN0.
			After reset, the default state is GPIOA1.
			Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA2	15	ANA2&VREFH A&CMPA_IN1	ANA2&VREFHA&CMPA_IN1 — Analog input to channel 2 of ADCA and analog references high of ADCA and input 1 of analog comparator A. When used as an analog input, the signal goes to ANA2 and VREFHA and CMPA_IN1. ADC control register configures this input as ANA2 or VREFHA.
			After reset, the default state is GPIOA2.
			Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA3	16	ANA3&VREFLA &CMPA_IN2	ANA3&VREFLA&CMPA_IN2 — Analog input to channel 3 of ADCA and analog references low of ADCA and input 2 of analog comparator A. When used as an analog input, the signal goes to ANA3 and VREFLA and CMPA_IN2. ADC control register configures this input as ANA3 or VREFLA.
			After reset, the default state is GPIOA3.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB7	17	ANB7&CMPB_I N2	ANB7&CMPB_IN2 — Analog input to channel 7 of ADCB and input 2 of analog comparator B. When used as an analog input, the signal goes to the ANB7 and CMPB_IN2.
			After reset, the default state is GPIOB7.
			Port C GPIO — This GPIO pin can be individually programmed as an input
GPIOC5	18	DACA_O/XB_IN	or output pin.
61005	10	7	DACA_O — 12-bit Digital-to-Analog Converter A output.



		i.	
			XB_IN7 — Crossbar module input 7.
			After reset, the default state is GPIOC5.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB6	19	ANB6&CMPB_I N1	ANB6&CMPB_IN1 — Analog input to channel 6 of ADCB and input 1 of analog comparator B. When used as an analog input, the signal goes to the ANB6 and CMPB_IN1.
			After reset, the default state is GPIOB6.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB5	20	ANB5&CMPC_I N2	ANB5&CMPC_IN2 — Analog input to channel 5 of ADCB and input 2 of analog comparator C. When used as an analog input, the signal goes to the ANB5 and CMPC_IN2.
			After reset, the default state is GPIOB5.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB4	21	ANB4&CMPC_I N1	ANB4&CMPC_IN1 — Analog input to channel 4 of ADCB and input 1 of analog comparator C. When used as an analog input, the signal goes to the ANB4 and CMPC_IN1.
			After reset, the default state is GPIOB4.
VDDA	22	-	Analog Power — This pin supplies 3.3 V power to the analog modules. It must be connected to a clean analog power supply.
VSSA	23	-	Analog Ground — This pin supplies an analog ground to the analog modules. It must be connected to a clean power supply.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB0	24	ANB0&CMPB_I N3	ANB0&CMPB_IN3 — Analog input to channel 0 of ADCB and input 3 of analog comparator B. When used as an analog input, the signal goes to ANB0 and CMPB_IN3.
			After reset, the default state is GPIOB0.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB1	25	ANB1&CMPB_I N0/DACB_O	ANB1&CMPB_IN0 — Analog input to channel 1 of ADCB and input 0 of analog comparator B. When used as an analog input, the signal goes to ANB1 and CMPB_IN0.
			DACB_O — 12-bit Digital-to-Analog Converter B output.
			After reset, the default state is GPIOB1.
VCAP1	26	-	Connect a 2.2 µF or greater bypass capacitor between this pin and VSS to stabilize the core voltage regulator output required for proper device operation.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB2	27	ANB2&VREFH B&CMPC_IN3	ANB2&VREFHB&CMPC_IN3 — Analog input to channel 2 of ADCB and analog references high of ADCB and input 3 of analog comparator C. When used as an analog input, the signal goes to ANB2 and VREFHB and CMPC_IN3. ADC control register configures this input as ANB2 or VREFHB.



		1	After reset, the default state is GPIOB2.
GPIOB3	28	ANB3&VREFLB &CMPC_IN0	<ul> <li>Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>ANB3&amp;VREFLB&amp;CMPC_INO — Analog input to channel 3 of ADCB and analog references low of ADCB and input 0 of analog comparator C. When used as an analog input, the signal goes to ANB3 and VREFLB and CMPC_IN0. ADC control register configures this input as ANB3 or VREFLB.</li> <li>After reset, the default state is GPIOB3.</li> </ul>
VDD1	29	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
VSS1	30	_	I/O Ground — Provides ground on-chip digital module.
GPIOC6	31	TA2/XB_IN3/C MP_REF/SS0	<ul> <li>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>TA2 — Quad timer module A channel 2 input/output.</li> <li>XB_IN3 — Crossbar module input 3.</li> <li>CMP_REF — Input 5 of analog comparator A and B and C and D.</li> <li>SS0 — SS0 is used in slave mode to indicate to the SPI0 module that the current transfer is to be received.</li> <li>After reset, the default state is GPIOC6.</li> </ul>
GPIOC7	32	SSO/TXD0/XB_I N8	<ul> <li>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>SS0 — SS0 is used in slave mode to indicate to the SPI0 module that the current transfer is to be received.</li> <li>TXD0 — SCI0 transmit data output or transmit/receive in single wire operation.</li> <li>XB_IN8 — Crossbar module input 8.</li> <li>After reset, the default state is GPIOC7.</li> </ul>
GPIOC8	33	MISO0 /RXD0/XB_IN9/ XB_OUT6	<ul> <li>Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.</li> <li>RXD0 — SCI0 receive data input.</li> <li>XB_IN9 — Crossbar module input 9.</li> <li>XB_OUT6 — Crossbar module output 6.</li> <li>After reset, the default state is GPIOC8.</li> </ul>
GPIOC9 34 TXD0/XB_OUT SCLK0 — The SP			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. SCLKO — The SPIO serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data



		I	XB_IN4 — Crossbar module input 4.
			TXD0 — SCI0 transmit data output or transmit/receive in single wire operation.
			XB_OUT8 — Crossbar module output 8.
			After reset, the default state is GPIOC9.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			MOSI0 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input.
		MOSI0	XB_IN5 — Crossbar module input 5.
GPIOC10	35	/XB_IN5/MISO0 /XB_OUT9	MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.
			XB_OUT9 — Crossbar module output 9.
			After reset, the default state is GPIOC10.
		XB_IN6/SCLK1	Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
	36		XB_IN6 — Crossbar module input 6.
GPIOF0			SCLK1 — The SPI1 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
			After reset, the default state is GPIOF0.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			CANTX — CAN transmit data output.
GPIOC11	37	CAN_TX/SCL0/ TXD1	SCL0 — IIC0 serial clock.
			TXD1 — SCI1 transmit data output or transmit/receive in single wire operation.
			After reset, the default state is GPIOC11.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			CANRX — CAN receive data input.
GPIOC12	38	CAN_RX/SDA0/ RXD1	SDA0 — IIC0 serial data line.
			RXD1 — SCI1 receive data input.
			After reset, the default state is GPIOC12.
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOF2	39	SCL0/XB_OUT 6/MISO1	SCL0 — IIC0 serial clock.
			XB_OUT6 — Crossbar module output 6.



	1	
		MISO1 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO1 line of a slave device is placed in the high-impedance state if the slave device is not selected.
		After reset, the default state is GPIOF2. Port F GPIO — This GPIO pin can be individually programmed as an input or
		output pin.
		SDA0 — IIC0 serial data line.
40	SDA0/XB_OUT 7/ MOSI1	XB_OUT7 — Crossbar module output 7.
		MOSI1 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input.
		After reset, the default state is GPIOF3.
		Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
		TXD1 — The SCI1 transmit data output or transmit/receive in single wire operation.
11		XB_OUT8 — Crossbar module output 8.
41	8/PWM_0X/PW M_FAULT6	PWM_0X — NanoEdge eFlexPWM sub-module 0 output X or input capture X.
		PWM_FAULT6 — NanoEdge eFlexPWM fault input 6.
		After reset, the default state is GPIOF4.
		Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
		RXD1 — The SCI1 receive data input.
		XB_OUT9 — Crossbar module output 9.
42	9/PWM_1X/PW	
	M_FAULT7	PWM_1X — NanoEdge eFlexPWM sub-module 1 output X or input capture X.
		PWM_FAULT7 — NanoEdge eFlexPWM fault input 7.
		After reset, the default state is GPIOF5.
43	-	I/O Ground — Provides ground to on-chip digital module.
44	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
		Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
45	PWM_0B	PWM_0B — NanoEdge eFlexPWM sub-module 0 output B or input capture B.
		After reset, the default state is GPIOE0.
		Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
46	PWM_0A	PWM_0A — NanoEdge eFlexPWM sub-module 0 output A or input capture
	41 42 43 44 45	41       TXD1/XB_OUT         41       TXD1/XB_OUT         8/PWM_0X/PW         M_FAULT6         42       RXD1/XB_OUT         9/PWM_1X/PW         M_FAULT7         43         44         45         PWM_0B



			After reset, the default state is GPIOE1.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE2	47	PWM_1B	PWM_1B — NanoEdge eFlexPWM sub-module 1 output B or input capture B.
			After reset, the default state is GPIOE2.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE3	48	PWM_1A	PWM_1A — NanoEdge eFlexPWM sub-module 1 output A or input capture A.
			After reset, the default state is GPIOE3.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOC13	49	TA3/XB_IN6/	TA3 — Quad timer module A channel 3 input/output.
GFIOCIS	49	EWM_OUT	XB_IN6 — Crossbar module input 6.
			EWM_0UT — External watchdog monitor output.
			After reset, the default state is GPIOC13.
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOF1	50	CLKO1/XB_IN7/ CMPD_O	CLKO1 — This is a buffered clock output 1; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
GFIOFI	50		XB_IN7 — Crossbar module input 7.
			CMPD_O — Analog comparator D output.
			After reset, the default state is GPIOF1.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE4	51	PWM_2B/XB_I N2	PWM_2B — NanoEdge eFlexPWM sub-module 2 output B or input capture B.
			XB_IN2 — Crossbar module input 2.
			After reset, the default state is GPIOE4.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE5	52	PWM_2A/XB_I N3	PWM_2A — NanoEdge eFlexPWM sub-module 2 output A or input capture A.
			XB_IN3 — Crossbar module input 3.
			After reset, the default state is GPIOE5.
GPIOE6	53	PWM_3B/XB_I	Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
0.1020		N4	PWM_3B — NanoEdge eFlexPWM sub-module 3 output B or input capture B.



1		I	
			XB_IN4 — Crossbar module input 4.
			After reset, the default state is GPIOE6.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE7	54	PWM_3A/XB_I N5	PWM_3A — NanoEdge eFlexPWM sub-module 3 output A or input capture A.
			XB_IN5 — Crossbar module input 5.
			After reset, the default state is GPIOE7.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
0010044		SDA0/XB_OUT	SDA0 — IIC0 serial data line.
GPIOC14	55	4/PWM_FAULT 4	XB_OUT4 — Crossbar module output 4.
			PWM_FAULT4 — NanoEdge eFlexPWM fault input 4.
			After reset, the default state is GPIOC14. Port C GPIO — This GPIO pin can be individually programmed as an input
			or output pin.
0010045	50	SCL0/XB_OUT 5/PWM_FAULT 5	SCL0 — IIC0 serial clock.
GPIOC15	56		XB_OUT5 — Crossbar module output 5.
			PWM_FAULT5 — NanoEdge eFlexPWM fault input 5.
			After reset, the default state is GPIOC15. Connect a 2.2 µF or greater bypass capacitor between this pin and VSS to
VCAP2	57	-	stabilize the core voltage regulator output required for proper device operation.
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOF6	58	PWM_3X/XB_I N2	PWM_3X — NanoEdge eFlexPWM sub-module 3 output X or input capture X.
			XB_IN2 — Crossbar module input 2.
			After reset, the default state is GPIOF6.
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
			CMPC_O— Analog comparator C output.
GPIOF7	59	CMPC_O/SS1/X B_IN3	$\overline{\text{SS1}}$ — $\overline{\text{SS1}}$ is used in slave mode to indicate to the SPI1 module that the current transfer is to be received.
			XB_IN3 — Crossbar module input 3.
			After reset, the default state is GPIOF7.
VDD3	60	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
VSS3	61	-	I/O Ground — Provides ground to on-chip digital module.
TDO	62	GPIOD1	Test Data Output — This tri-stateable output pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and



			<ul> <li>shift-DR controller states, and changes on the falling edge of TCK.</li> <li>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>After reset, the default state is TDO.</li> </ul>
TMS	63	GPIOD3	<ul> <li>Test Mode Select Input — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.</li> <li>Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.</li> <li>After reset, the default state is TMS.</li> <li>NOTE: Always tie the TMS pin to VDD through a 2.2 kΩ resistor if need to keep on-board debug capability. Otherwise, directly tie to VDD.</li> </ul>
TDI	64	GPIOD0	Test Data Input — This input pin provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TDI.

### 4.5 Ordering Information

Table 1 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office to determine availability and to order this device.

 Table 10 MWCT1101CLH Ordering Information

Device	Supply Voltage	Package Type	Pin Count	Ambient Temp.	Order Number
MWCT1101CLH	3.0 to 3.6V	LQFP	64	-40 to +85°C	MWCT1101CLH

#### 4.6 Package Outline Drawing

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number of 98ASS23234W.

## 5 Software Library

WCT1101 can not only run the core wireless charging function, but also allow user to add user application functions. Freescale provides two Wireless Charging Transmitter (WCT) software libraries (WCT1000 TX library and WCT1200 TX library) for different solutions design on WCT1101. In these libraries, low level drivers of HAL (Hardware Abstract Layer), callback functions for library access are open to user. For the software API and library details, see *WCT1000 TX Library User Guide.pdf* (WCT1000LIBUG).



### 5.1 Memory Map

WCT1101 has large on-chip Flash memory and RAM for user design. Besides for wireless charging transmitter library code, the user can develop private functions and link it to library through predefined APIs.

Part	Memory	Total Size	Library Size	FreeMASTER Size	EEPROM Size	Free Size
WCT1101	Flash	64 Kbytes	19 Kbytes	1.5 Kbytes	1 Kbytes	42.5 Kbytes
	RAM	8 Kbytes	5.8 Kbytes	0.1 Kbytes	0 Kbytes	2.1 Kbytes

#### Table 11. WCT1101 Memory Footprint

### 5.2 Software Library and API Description

For more and detailed information about WCT software library and API definition, see *WCT1000 TX Library User Guide.pdf* (WCT1000LIBUG).

## 6 Design Considerations


### 6.1 Electrical Design Considerations


Use the following list of considerations to assure correct operation of the device and system:

- The minimum bypass requirement is to place 0.01 0.1 µ F capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the VDD/VSS pairs, including VDDA/VSSA. Ceramic and tantalum capacitors tend to provide better tolerances.
- Bypass the VDD and VSS with approximately 10  $\mu$  F, plus the number of 0.1  $\mu$  F ceramic capacitors.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the VDD and VSS circuits.
- Take special care to minimize noise levels on the VDDA, and VSSA pins.
- Using separate power planes for VDD and VDDA and separate ground planes for VSS and VSSA are recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, you should connect a small inductor or ferrite bead in serial with VDDA trace.
- If desired, connect an external RC circuit to the RESET pin. The resistor value should be in the range of 4.7 k $\Omega$  10 k $\Omega$ ; and the capacitor value should be in the range of 0.1  $\mu$  F 4.7  $\mu$  F.



- Add a 2.2 k $\Omega$  external pull-up on the TMS pin of the JTAG port to keep device in a restate during normal operation if JTAG converter is not present.
- During reset and after reset but before I/O initialization, all I/O pins are at input mode with internal weak pull-up.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than  $33pF/10 \Omega$  RC filter.
- To assure chip reliable operation, please reserve enough margin for chip electrical design. The figure 6 shows the relationship between electrical ratings and electrical operating characteristics for correct chip operation.





### 6.2 PCB Layout Considerations

- Provide a low-impedance path from the board power supply to each VDD pin on the device and from the board ground to each VSS pin.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD and VSS pins are as short as possible.
- PCB trace lengths should be minimal for high-frequency signals.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- The decoupling capacitors of 0.1 µ F must be placed on the VDD pins as close as possible, and place those ceramic capacitors on the same PCB layer with WCT1101 device. VIA is not recommend between the VDD pins and decoupling capacitors.



- The WCT1101 bottom EP pad should be soldered to the ground plane, which will make the system more stable, and VIA matrix method can be used to connect this pad to the ground plane.
- As the Wireless Charging system functions as a switching-mode power supply, the power components layout is very important for the whole system power transfer efficiency and EMI performance. The power routing loop should be small and short as can as possible, especially for the resonant network, the traces of this circuit should be short and wide, and the current loop should be optimized smaller for the MOSFETs, resonant capacitor and primary coil. Another important thing is that the control circuit and power circuit should be separated.

#### 6.3 Thermal Design Considerations

WCT1101 power consumption is not so critical, so there is not additional part needed for power dissipation. However, the power inverter needs the additional PCB Cu copper to dissipate the heat, so good thermal package MOSFET is recommended to select, such as DFN package, and for the resonant capacitor, COG material, and 1206 or 1210 package are recommended to meet the thermal requirement. And the worst thermal case is on the inverter, so the user should make some special actions to dissipate the heat for good transmitter system thermal performance.

## 7 References and Links

#### 7.1 References

- WCT1000 A11 Reference Design System User Guide (WCT1000SYSUG)
- *WCT1000 TX Library User Guide* (WCT1000LIBUG)
- WCT Runtime Debug User Guide (WCT1XXXRTDUG)
- *WCT1000 A11 Reference Design Calibration User Guide* (WCT1000CALUG)
- WPC Low Power Wireless Transfer System Description Part 1: Interface Definition Version 1.1

#### 7.2 Useful Links

- <u>freescale.com</u>
- <u>freescale.com\wirelesscharging</u>
- <u>www.wirelesspowerconsortium.com</u>