## **MxL7704-B**



Data Sheet Five Output Universal PMIC

## <span id="page-0-0"></span>General Description

The MxL7704-B is a five output Universal PMIC optimized for powering low power FPGAs, DSPs, and microprocessors from 5V inputs. Four synchronous step down buck regulators range from 1.5A system power to 4A core power.

A 100mA LDO provides a clean 3.3V power for auxiliary devices. All of the outputs support ±10% margining. The two highest power outputs also support dynamic voltage control which saves power in processors that can use this function. You can monitor an input voltage flag and PGOOD flags for each output through a 400kHz  $I^2C$  interface. The  $I^2C$  port can enable you to modify the power up and down sequencing options, assign PGOOD outputs to the PGOOD pins, enable outputs, and select switching frequency.

The high switching frequency and current mode architecture with internal compensation enable a very fast transient response to line and load changes without sacrificing stability and keeping board space to a minimum.

The MxL7704-B built-in one-time programmable (OTP) memory stores key startup configurations. It reduces the external components typically used to set output voltage and sequence of regulators. Regulator parameters are adjustable through high-speed  $I^2C$  after the start up which offers

flexibility for different system states.

The fault protection features include input undervoltage lockout, overcurrent protection, and thermal protection. The MxL7704-B is offered in a 5mm x 5mm QFN package.

#### <span id="page-0-1"></span>Features

- Input voltage range from 4.0V to 5.5V
- Four synchronous buck regulators
	- Internally compensated current mode
		- From 1MHz to 2.1MHz switching frequency
		- Buck 1: 3.0V-3.6V, 20mV step, 1.5A
		- Buck 2: 1.3V-1.92V, 20mV step, 1.5A
		- Buck 3: 0.8V-1.6V, 6.25mV step, 2.5A
		- Buck 4: 0.6V-1.4V, 6.25mV step, 4A
- 100mA LDO 3.3V
- ±2% maximum total DC output error over line, load, and temperature
- $3.3V/5V$  400kHz  $1<sup>2</sup>C$  interface
	- **Dynamic voltage scaling**
	- **Status monitoring by channel**
	- Sequencing control
	- Input voltage status register
- Highly flexible conditional sequencing engine with external input
- Two configurable PGOOD outputs
- Adjustable switching frequency
- 5mm x 5mm 32-pin QFN package

### <span id="page-0-2"></span>**Applications**

- Low power processor, ASIC, and FPGA power
- Industrial control
- Test equipment
- POS terminals

For more information about the ordering information, see ["Ordering Information" on page 32.](#page--1-0)

## Revision History



# **Table of Contents**





# **List of Figures**



## **List of Tables**



# <span id="page-6-0"></span>MxL7704-B Specifications

### <span id="page-6-1"></span>Absolute Maximum Ratings

**Important:** The stresses above what is listed under [Table 1](#page-6-4) may cause permanent damage to the device. This is a stress rating only—functional operation of the device above what is listed under Table 1 or any other conditions beyond what MaxLinear recommends is not implied. Exposure to conditions above what is listed under Table 3 for extended periods of time may affect device reliability. Solder reflow profile is specified in the *IPC/JEDEC J-STD-020C* standard.

#### <span id="page-6-4"></span>**Table 1: Absolute Maximum Ratings**



1.  $x = Buck$  number

### <span id="page-6-2"></span>ESD Ratings

#### <span id="page-6-5"></span>**Table 2: ESD Ratings**



### <span id="page-6-3"></span>Operating Conditions

#### <span id="page-6-6"></span>**Table 3: Operating Conditions**

<b>Parameter</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Units</b>
$V_{IN}$ , $V_{IN1}$ , $V_{IN2}$ , $V_{IN3}$ , $V_{IN4}$ , 5VSYS	4.0	5.5	v
SDA, SCL, VDDIO	3.3	5.5	v
ANO, AN1	$\Omega$	3	v
PG1, PG2, GLOBAL EN, SEQ EN	$\mathbf{0}$	5.5	ν
LDO	$\mathbf{0}$	$V_{\text{IN}}$ - 0.3V <sup>(1)</sup>	$\vee$
LX1, LX2, LX3, LX4	$-1$	$5.5^{(2)}$	v
Switching frequency	1000	2100	kHz
Junction temperature range $(T_1)$	$-40$	125	$^{\circ}$ C
Package power dissipation max at 25°C		3.65	W
Package thermal resistance $\Theta_{IA}$		27	$\degree$ C/W

<sup>1.</sup> LDO set to 3.3V.

<sup>2.</sup> LX pin's DC range is –1V for less than 50ns.

## <span id="page-7-0"></span>Electrical Characteristics

The specifications listed in this section only apply for operating junction temperature of  $T_J$  = 25°C only. The limits that apply to the full operating junction temperature range are denoted by a "•". The typical values represent the most common parametric norm at  $T_J$  = 25°C and are provided for reference purposes only unless otherwise indicated,  $V_{IN}$  = 5VSYS = 5.0V

#### <span id="page-7-1"></span>**Table 4: Electrical Characteristics**



#### **Table 4: Electrical Characteristics (Continued)**















1. Limited by minimum t<sub>ON</sub>. For minimum permissible V<sub>OUT</sub> versus frequency, see [Table 6 on page 18.](#page-23-2)



<span id="page-11-0"></span>**Figure 1: I 2C Bus Timing Diagram**

## <span id="page-12-0"></span>Pin Information

## <span id="page-12-1"></span>Pin Configuration



<span id="page-12-2"></span>**Figure 2: Pin Configuration (Top View)**

## <span id="page-13-0"></span>Pin Description

#### <span id="page-13-1"></span>**Table 5: Pin Names and Description**



# <span id="page-14-0"></span>Typical Performance Characteristics



**Figure 3: Buck 1 Efficiency Figure 4: Buck 2 Efficiency**

<span id="page-14-1"></span>

**Figure 5: Buck 3 Efficiency Figure 6: Buck 4 Efficiency**

<span id="page-14-3"></span>

<span id="page-14-5"></span>





<span id="page-14-2"></span>



<span id="page-14-4"></span>

<span id="page-14-6"></span>**Figure 8: Measured vs Programmed Frequency**

# <span id="page-15-0"></span>Typical Performance Characteristics (Continued)

<span id="page-15-2"></span><span id="page-15-1"></span>

<span id="page-15-5"></span><span id="page-15-4"></span><span id="page-15-3"></span>**Figure 13: Package Derating**

## <span id="page-16-0"></span>Functional Block Diagram



<span id="page-16-1"></span>**Figure 14: Functional Block Diagram**

# <span id="page-17-0"></span>Applications Information

### <span id="page-17-1"></span>**Operation**

The MxL7704-B device is a 5-output universal PMIC optimized for powering low power FPGAs, DSPs, and microprocessors from a 5V input. Four independent buck the regulators provide load currents of 1.5A for the system power, 1.5A for I/O, 2.5A for memory, and 4A for core power. A 100mA LDO provides a clean 3.3V power for auxiliary devices. All outputs support margining where the initial set point can be changed by an 8-bit code. All outputs also support dynamic voltage scaling (DVS) where the output voltage can be dynamically ramped up or down at a preset rate to save power in processors that can use this function.

The I<sup>2</sup>C interface allows you to monitor an input voltage flag and PGOOD flags for each output. The I<sup>2</sup>C port can be also used to modify the power up and power down sequencing options, assign power good outputs to PG1 and PG2 pins, enable the PMIC outputs, and select the switching frequency.

All buck regulators employ peak current mode control architecture with internal compensation and high switching frequency. This provides fast transient response to load and line changes without sacrificing stability and keeping small component sizes on board.

Fault protection features include input undervoltage lockout (UVLO), output overcurrent protection (OCP), undervoltage protection (UVP), and over temperature (OTP) or thermal protection.

Two power good outputs are available (PG1, PG2).

Each channel has a soft-start, soft stop function and a DVS.

### <span id="page-17-2"></span>Output Voltage Scaling

All outputs support margining where the initial set point can be changed by an 8-bit code. Back to back voltage commands are not supported. You must wait for PGOOD blanking (2.2ms maximum) to complete before a subsequent DVS command can be sent. For reference, see [Figure 16 on page 16.](#page-21-4)

The channel 1 range is from 3.0V to 3.6V with 20mV resolution.

**Note:** The channel 1 regulation is limited by maximum duty cycle.

The channel 2 dynamic range is from 1.3V to 1.92V with 20mV resolution, the channel 3 from 0.8V to 1.6V with 6.25mV resolution, and the channel 4 from 0.6V to 1.4V with 6.25mV resolution.

The channel 3 and 4 lower regulation range is limited by the minimum on time of 120ns.

The LDO dynamic range is from 1.5V to 3.3V with 20mV resolution. Rather than change the voltage divider resistances in the feedback path, the error amplifier reference is changed. This ensures that the gain of the control loop remains unchanged as the voltage is changed. When a voltage change is requested, the output slews at 10V/ms which minimizes the latency when moving from low power states to high power states.

Although the 8-bit register accepts values outside those within the ranges previously listed, the accuracy of the output is not guaranteed.

### <span id="page-18-0"></span>Sequencing

Power up and down sequencing is controlled by setting registers 0x15, 0x16, 0x17 and 0x19. Each channel (BUCK or LDO) can be assigned to be in any of four groups (group 0 thru 3) by programing register 0x15 and 0x16 (each of them has a 2-bit group register that assigns them to each of the four groups). When enabled through GLOBAL EN or the input voltage rising above the UVLO point, all outputs are discharged by enabling the 78Ω discharge resistors. This ensures proper sequencing after an input voltage glitch.

The sequencing state machine starts with group 0 and looks for any channels if assigned to it by their respective 2-bit group settings.

If any channels are assigned to group 0, the state machine starts them up at the same time, provided 5VSYS UVLO is cleared and the outputs assigned to GROUP 0 are discharged by the  $78\Omega$  resistor to <200mV.

Once all group 0 channels are up (all PGOODs are found with the 2ms blanking time added), the sequencing state machine moves to group 1 and repeats the same process, omitting the wait of the output to be discharged to <200mV. It continues to group and then group 3.

If one group is not up (at least one channel in the group is at fault or disabled thru register setting 0x16), all subsequent groups are not started. If a group does not have any channels, it is ignored and the sequencing state machine moves to the next one.

### <span id="page-18-1"></span>Power Down Sequencing of Channels

After a normal power up sequence is completed, the power down sequencing can be controlled by pulling GLOBAL EN LOW. Power down sequencing of channels follows the reverse order of the power up sequencing of channels (group 3 thru 0). Depending on the soft off enable setting (bit 6 of 0x19), channels are sequenced down in the method:

Soft off enabled: Channels dynamically slewed down for Xms (where X = Vout) and discharged through the 78 $\Omega$ resistor (default).

The LDO cannot slew negative by default. Thus it is immediately considered soft-off complete.

The MxL7704-B uses a digitally controlled soft-start and soft off. Each output, including the LDO, has an 8-bit reference DAC feeding the error amplifier input. Although the registers accept a value across the entire DAC range, the outputs are optimized for the output voltage ranges listed in [Table 4 on page 2.](#page-7-1)

Note that after all channels are sequencing down by pulling GLOBAL EN LOW, the device is in a hard-reset mode.

When the device is shut down via thermal shutdown (TSD), the channels are immediately tri-stated and discharged by the 78Ω active discharge resistance. Bit 6 at register address 0x19 is ignored.



**Figure 15: Sequencing**

## <span id="page-19-1"></span><span id="page-19-0"></span>SEQ EN and Channel Enable Bits

The SEQ EN pin input can be assigned to any of the sequence groups and an external signal can gate sequencing. This is accomplished by setting bits [7:6] of register 0x17, which acts as an enabler to that group and all other subsequently higher groups. Therefore each channel has its own channel enable (bits [4:0] of register 0x16), group enable needs to be enabled as well to effectively enable a channel.

- If SEQ EN is LOW at start, it gates the startup of the group that is assigned to it, and hence all other subsequent higher groups.
- Having SEQ EN HIGH at startup, it voids its effect (all group enabled are ON) on the soft-start sequencing.

You can always use SEQ EN (pulling HIGH/LOW) to turn on/off multiple groups/channels at any time by moving/setting SEQ EN group assign (bit [7:6] of register 0x17).

- If SEQ EN is LOW, the group/channel(s) assigned to the SEQ EN shuts down according to the soft off enable setting (bit 6 of 0x19) without any power down sequencing.
- If SEQ EN is HIGH, when GLOBAL EN is driven low, it does not gate the sequential power down of the sequencing groups.

You can always use channel enable bits (bits [4:0] of the register 0x16) to gate sequencing through the I<sup>2</sup>C interface. However once power up sequencing is completed, the channel enable bits can only turn on or off particular channels.

### <span id="page-20-0"></span>Changing Sequencing Registers While Operating

Sequencing registers can be changed during chip operation. Therefore, you can change the power down behavior versus the startup behavior.

**Note:** MaxLinear recommends that you do not write to these registers when the device is powering up or down.

## <span id="page-20-1"></span>PGOOD

The state of the PGOOD of each channel gates power up of subsequent higher groups. The state of the PGOOD signals are reported in the status register 0x1A bits [4:0].

At the end of the soft-start, the PGOOD increases after the 2ms PGOOD assertion delay. If a channel goes out of the regulation window for more than 65µs during regulation, the PGOOD decreases. It asserts again after the 2ms assertion delay, assuming the channel is back into the regulation window. If the glitch is faster than 65μs, PGOOD does not record it.

During the DVS, the PGOOD is blanked and held HIGH. Once the DVS is done, the PGOOD is re-evaluated and an effective PGOOD is updated.

In the event of a fault, the PGOOD is pulled low immediately.

The registers 0x17 and 0x18 are used to route the PGOOD signals from all channels to the PG1 and the PG2 outputs respectively. Multiple channels can be assigned and the PG1 or PG2 signals is logic function AND of the selected PGOOD signals. If no channels are assigned to a PG pin, the pin is high impedance.

### <span id="page-20-2"></span>Input Voltage Monitor Flag

The device is continually monitoring voltage at the 5VSYS pin. The status of this pin is kept in register 0x1A (bit [6:5]).

Bit 5 provides the current status of this pin while bit 6 is *sticky* set once the 5VSYS pin is above 4.63V. If the voltage at the 5VSYS pin is above 4.63V, bit 5 is set or vice versa. The host can poll these two bits to check the status of this pin.

Bit 6 can only be cleared by the host writing *1* to it.

### <span id="page-20-3"></span>Hot Start

If chip fault action is selected and a fault occurs, the start-up sequencing varies from a cold start where the GLOBAL EN or UVLO enables the device.

Only the outputs in sequencing group 0 is discharged; instead of discharging all outputs in all sequencing groups to <200mV.



**Figure 16: Power Good Timing**

### <span id="page-21-4"></span><span id="page-21-0"></span>Faults

#### <span id="page-21-1"></span>Under Voltage Protection (UVP)

A fault condition is reported by the switching regulators and a restart is initiated when an under voltage is detected on the output. That channel immediately tri-states and applies the 78Ω discharge. If a device fault action is selected, all of the other outputs simultaneously power down based on their power down settings. Once all of the channels are powered down, a 1ms delay gates the restart of the channel or the device. In a restart, just as in initial power up, the first sequencing GROUP channels is discharged to <200mV before power up sequence initiates.

### <span id="page-21-2"></span>Output Over Voltage Protection (OVP)

When an output is accidentally connected to a source higher than the target voltage of the buck regulator, the buck regulator can clamp that voltage. It is the natural response of the control loop to turn on the low side MOSFET and tries to clamp the output voltage. The buck regulator tries to protect the lower voltage, higher value circuitry to the point of destruction.

#### <span id="page-21-3"></span>Over Current Protection (OCP)

A current limit event occurs when the over current threshold exceeds for eight or more switching cycles. Once detected, the switches are placed into tri-state. As it happens with UVP, that channel tri-states and applies the 78Ω discharge. If a device fault action is selected, all of the other outputs simultaneously power down based on their power down settings. Once all of the channels are powered down, a 1ms delay gates the restart of the channel or the device.

Unlike the initial power up where all of the outputs are discharged before sequencing initiates with sequencing group 0, during any *hot* restart, the outputs for a given group are discharged before to that group that is enabled.

During soft-start, the OCP is disabled for the first 25% of the soft-start time period. If the output voltage is 1V, then the soft-start time is 1ms and thus the current limit is enabled after the first 250µs. The LDO OCP is activated after its soft-start timer expires.

#### <span id="page-22-0"></span>Channel/Chip Fault Actions

The register 0x19 bit 7 allows you to choose whether a fault on a given channel only affects that channel or causes an entire restart of the power system. If *channel* is selected, 0x19 bit 7 = 0, then when a fault occurs on any channel, that channel faults and initiates a restart without affecting any of the other outputs.

If *chip* is selected, 0x19 bit 7 = 1, a fault on any channel causes the other channels to down sequence together based on the register 0x19 bit 6 setting and subsequently initiate power up sequence once channels discharge and the 1ms hiccup timer expires.

This register can be changed during chip operation. If the fault action is changed from the channel to the chip while the outputs are enabled and a fault previously occurs, then the chip detects that fault and initiates a chip fault action. If the outputs are shut down when this change is made to the register no restart occurs.

### <span id="page-22-1"></span>Thermal Design

Proper thermal design is critical when you control the device temperatures and develop robust designs. One key factor that affects the thermal performance is the temperature rise of the devices in the package. It is a function of the thermal resistances of the package and the power that is internally dissipated .

["Operating Conditions" on page 1](#page-6-3) describes the thermal resistance of MxL7704-B (27°C/W). The Ѳ<sub>JA</sub> thermal resistance specification is based on the MxL7704-B evaluation board that operates without forced airflow.

The package thermal derating and power loss curves are shown in [Figure 9 on page 10](#page-15-1) through [Figure 13 on page 10](#page-15-5).

### <span id="page-22-2"></span>Layout Guidelines

The PCB layout determines a good thermal and electrical performance.

For thermal considerations, it is essential to use more thermal vias to connect the central thermal pad to the ground layer(s).

To achieve good electrical and noise performance, MaxLinear recommends the following steps:

- **1.** Place the output inductor close to the LX pins and minimize the connection area. MaxLinear recommends that you do this on the top layer.
- **2.** Connect the central thermal pad of the power ground connections to as many layers as possible. It improves the thermal conduction.
- **3.** Ensure that the output filtering capacitor shares the same power ground connection as the input filtering capacitor of the same buck converter. This should be connected to the signal ground plane with vias placed at the output filtering capacitors.
- **4.** Minimize the AC current loops formed by input filtering capacitors, output filtering capacitors, output inductors, and the regulator pins.
- **5.** Connect the AGND pins to the signal ground plane.
- **6.** Place a low pass filter in front of the 5VSYS pin.
- **7.** Place also a 100nF capacitor between the 5VSYS and AGND as close as possible to the device.

# <span id="page-23-0"></span><sup>2</sup>C Operation

The interface is 3.3V with tolerance to 5.5V.

Since there is no clock stretching allowed, the MxL7704-B responds by not acknowledging (NAK) some I<sup>2</sup>C commands. It informs the host that it cannot service them.

The MxL7704-B device responds with a NAK if the delay between writing to the same LDO or soft-start register is less than 2.2ms (2ms + 10% internal oscillator accuracy). In addition, if multiple LDO or Buck outputs are changed within 2.2ms of each other, then each output can only be changed once within those 2.2ms. The  $I^2C$  master must wait at least 2.2ms after the last  $1^2C$  write to the LDO or VBuckx register before writing to them again.

**Example 1:** Changing outputs for VBuck3 and VBuck4.

If writing to VBuck3 followed by VBuck4, then the  $I^2C$  master must wait at least 2.2ms after the write to VBuck4 before writing to VBuck3 or VBuck4 again.

**Example 2:** Changing all outputs.

If writing to VLDO, VBuck1, VBuck2, VBuck3 and VBuck4, then the  $I<sup>2</sup>C$  master must wait for at least 2.2ms after the last write to these registers before writing to any of these registers again.

### <span id="page-23-1"></span>Minimum  $t_{ON}$  and Minimum Duty Cycle Limitation

The minimum on-time t<sub>ON</sub> of the MxL7704-B device is at 120ns. If a low duty cycle application requires a shorter t<sub>ON</sub>, the regulation is lost. The minimum permissible  $V_{OUT}$  corresponding to switching frequency  $f$  with an assumed efficiency of <85% can be calculated as follows:

$$
0.85 \times \frac{V_{OUT}}{V_{IN}} = \frac{t_{ON}}{T} = t_{ON} \times f
$$

$$
V_{OUT} = V_{IN} \times f \times 120ns \times 0.85
$$

Where  $V_{IN(MAX)} = 5.5V$ .

#### <span id="page-23-2"></span>**Table 6: Minimum Permissible VOUT**



# <span id="page-24-0"></span>Buck 1 Operation at Low  $V_{IN}$

When V<sub>IN</sub> - V<sub>OUT</sub> is lower than 0.8V (for example, V<sub>OUT</sub> = 3.6V, V<sub>IN</sub> < 4.4V) the controller skips pulses to maintain regulation. Under steady-state operation, the controller typically regulates with  $V_{N}$  as low as 4.0V. If conditions result in a dropout, the upper MOSFET can operate at 100% duty cycle. Operating at or near the dropout can affect the dynamic performance including a load transient response and a positive dynamic voltage scaling.

## <span id="page-24-1"></span>Minimum Effective  $C_{\text{OUT}}$

The MxL7704-B device has internal feedback loop compensation. Each channel requires a minimum COUT to have a sufficient phase margin and stable feedback loop. The effective COUT for a couple of different use cases is listed in [Table 7](#page-24-2). The 1MHz case is that shown in [Figure 19 on page 23](#page-28-1). The nominal capacitance for a given set of operating conditions must be calculated from manufacturer's data sheet by using applicable derating curves.



#### <span id="page-24-2"></span>Table 7: Recommended L and C<sub>OUT</sub>

You can calculate the inductor value for different  $V_{OUT}$  as follows:

$$
L \geq \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\Delta i \times f \times V_{IN}}
$$

 $V_{IN}$  = Typical input voltage.

 $V_{\text{OUT}}$  = Desired output voltage.

f = Switching frequency of the converter.

∆i = inductor ripple current.

An expected estimate for the inductor ripple current ( $\Delta i$ ) is from 20% to 40% of the maximum output current. For more information, see  $I_{\text{OUT}}$  in [Table 4 on page 2](#page-7-1).

If you do not use an output at the maximum output current, MaxLinear recommends that you use an inductor value that do not exceed 50% of the calculated inductor value with the maximum output current.

Note that the inductor must always have a higher rating than the maximum current because the current increases with decreasing inductance.

## <span id="page-25-0"></span>Dynamic Voltage Scaling

All four buck regulators support DVS. The dynamic output slew rate is 10V/ms (nominal).

**Note:** MaxLinear recommends that you do not ramp up DVS (that is, increase V<sub>OUT</sub>) at the maximum rated current. It can cause a premature over-current protection (OCP) event caused by the high inrush current due to the high slew rate of 10V/ms.

As an example, consider Buck 4 of MxL7704-B operating at 1MHz with L = 0.47µH and COUT (effective) = 210µF. The inrush current corresponding to the DVS can be calculated as follows:

$$
I_{INRUSH} = 210 \mu F \times 10V/ms = 2.1A
$$

$$
I_{INRUSH} = C_{OUT} \times \frac{\Delta V_{OUT}}{\Delta t}
$$

Therefore, peak inrush current is:

$$
I_{INRUSHPEAK} = 2.1A + (0.5 \times 1.52A) = 2.86A
$$

The minimum current limit is 5.5A for Buck 4. Therefore, the maximum permissible output current while using the DVS is as follows:

$$
I_{OUT} = 5.5A - 2.86A = 2.64A
$$

The actual analysis should be carried out to ensure that the inrush current of a large  $C_{\text{OUT}}$  does not result in a premature OCP.

### <span id="page-25-1"></span>Output Voltages Outside Ranges Guaranteed in Electrical Table

The MxL7704-B has four internally compensated current-mode synchronous buck regulators that are characterized from 1MHz to 2.1MHz switching frequency according to the electrical table:

- Buck 1: 3.0V–3.6V, 20mV step, 1.5A
- Buck 2: 1.3V-1.92V, 20mV step, 1.5A
- Buck 3: 0.8V–1.6V, 6.25mV step, 2.5A
- Buck 4: 0.6V–1.4V, 6.25mV step, 4A

The accuracy of the output voltages is guaranteed over these ranges and the internal compensation is optimized for these operating points. However, the programmable range for the Buck 1 and Buck 2 voltage set point register is 20mV to 3.6V and for Buck 3 and Buck 4 it is 6.25mV to 1.59375V.

Although accuracy is not guaranteed outside the limits of the data sheet, the DACs are tested across the entire settable range. Testing the DACs is necessary because they are used to implement the startup (soft-start) and shutdown sequencing. [Figure 16 on page 16](#page-21-4) shows *REFx*, which is the DAC output. As such, at each startup, the device is demonstrated to operate properly across the entire DAC range.

The MxL7704-B can operate across this range because it changes the DAC voltage into the error amplifier rather than changing the feedback resistors. The control loop gain is thus held constant across the entire DAC range.

$$
H(s)\alpha - \frac{V_{REF}}{V_{OUT}}
$$

The control loop gain is proportional to the ratio between  $V_{REF}$  and  $V_{OUT}$ .

The following figure shows the control loop architecture of the MxL7704-B.



#### **Figure 17: MxL7704-B Control Loop Architecture**

<span id="page-26-0"></span>If you wish to use the MxL7704-B outside the voltage limits stated on the data sheet, MaxLinear recommends that you perform simple transient tests to check stability before releasing a design to production. These tests are:

- 25% to 75% load change at  $1A/\mu s$
- 75% to 25% load change at  $1A/\mu s$

The result should show a damped response without ringing like the example shown in [Figure 18.](#page-26-1) This is Buck 3 set to 1.2V output at 1MHz switching frequency using a  $1\mu$ H inductor and three JMK212BBJ476MG ceramic capacitors with an effective capacitance of  $110\mu$ F. The load step is from 0A to 2.5A. If the output shows ringing during the transient test, reducing the inductance generally improves the results.



<span id="page-26-1"></span>**Figure 18: Damped Response without Ringing**

### <span id="page-27-0"></span>Analog to Digital Converter and Temperature Sensor

The MxL7704-B device has a built in 8-bit analog-to-digital converter (ADC) and a temperature sensor. The ADC has three analog inputs: AN0, AN1, and TEMP. The AN0 and AN1 inputs are external analog signals that you can apply for conversion. The TEMP input internally monitors the temperature sensor output. Temperature data can be read from the register address 0x1B and is calculated as follows:

 $DECIMAL = [(T_{SENSOR} - 25^{\circ}C) \times 1.06LSB / ^{\circ}C] + 95$ 

Where:

 $T_{\text{SENSOR}}$  = Temperature of the internal sensor.

1.06LSB/°C = Nominal resolution of the DAC.

Therefore, at an ambient of 25°C the register should typically return a value of 95 (decimal) or 0x5F (hex) when the four bucks are turned off to reduce internal heating.

The register addresses 0x1C and 0x1D contain the outputs that correspond to the analog inputs AN0 and AN1 respectively. The ADC has a nominal zero error (offset) of typically +3 LSB. Therefore, an input voltage of 30mV is required to produce an output transition of 00 to 01. INL is calibrated at  $(1.75V + offset)$  and specified  $\pm 2$  LSB. For best ADC performance, the 5VSYS pin must be bypassed to the AGND with a 10 $\mu$ F, 1 $\mu$ F and 0.1 $\mu$ F capacitor. You must place the 0.1 $\mu$ F as close to the device as possible. MaxLinear recommends that you use a lowpass filter 0.1µF/100Ω at the AN0 and AN1 inputs.

The default ADC EN bit in MxL7704-B is enabled and automatically calibrated every time when the PMIC is powered.

## <span id="page-28-0"></span>Typical Application



<span id="page-28-1"></span>**Figure 19: MxL7704-B Typical Application**

### <span id="page-29-0"></span>Register Information

### <span id="page-29-1"></span>Slave I<sup>2</sup>C Address

#### <span id="page-29-3"></span>**Table 8: Slave I2C Address**



#### <span id="page-29-2"></span>Register Map

The runtime registers can be changed through the  $I<sup>2</sup>C$ .

#### <span id="page-29-4"></span>**Table 9: Register Map**



1. Must not be written dynamically.

#### <span id="page-30-0"></span>Default Values

#### <span id="page-30-1"></span>**Table 10: Default Values**



**Note:** [For more information about how to generate register values, go to](https://www.maxlinear.com/MxL7704-B) [MxL7704 Configuration Tool Rev 2.0](https://www.maxlinear.com/document/index?id=22298) and download an Excel based configuration tool.

#### <span id="page-31-0"></span>Register Descriptions

V<sub>OUT</sub> Buck 1 (0x11)—Read/Write



#### V<sub>OUT</sub> Buck 2 (0x12)-Read/Write



#### V<sub>OUT</sub> Buck 3 (0x13)-Read/Write



#### V<sub>OUT</sub> Buck 4 (0x14)—Read/Write



#### Buck Sequence Group Assignment (0x15)—Read/Write



#### LDO Sequence Group Assignment and Channel Enables (0x16)—Read/Write



#### SEQ EN Assign and PG1 Routing (0x17)—Read/Write



#### PG2 Routing (0x18)—Read/Write



#### Fault Actions, Down Sequencing, Frequency (0x19)—Read/Write



#### PGOOD and UV (0x1A)—Read/Write



**Note:** Writing to this register only affects the UV flag (bit 6) of this register in the meaning of clearing the flag.

# <span id="page-35-0"></span>Mechanical Dimensions

## <span id="page-35-1"></span>5mm x 5mm 32-Pin QFN



#### <span id="page-35-2"></span>**Figure 20: Mechanical Dimensions**

## <span id="page-36-0"></span>Recommended Land Pattern and Stencil

### <span id="page-36-1"></span>5mm x 5mm 32-Pin QFN



#### <span id="page-36-2"></span>**Figure 21: Recommended Land Pattern and Stencil**