# 3.3 V, Crystal to 100 MHz / 125 MHz Quad HCSL / LVDS Clock Generator

The NB3N51044 is a precision, low phase noise clock generator that supports PCI Express and sRIO clock requirements. The device accepts a 25 MHz fundamental mode parallel resonant crystal or a 25 MHz single ended reference clock signal and generates four differential HCSL/LVDS outputs (See Figure [10](#page-10-0) for LVDS interface) of 100 MHz or 125 MHz clock frequency based on frequency select input F\_SEL. NB3N51044 is configurable to bypass the PLL from signal path using BYPASS, and provides the output frequency through the divider network. All clock outputs can be individually enabled / disabled through hardware input pins OE[3:0]. In addition, device can be reset using Master Reset input pin MR\_OE#.

### **Features**

- Uses 25 MHz Fundamental Crystal or Reference Clock Input
- Four Low Skew HCSL or LVDS Outputs
- Output Frequency Selection of 100 MHz or 125 MHz
- Individual OE Tri−States Outputs
- Master Reset and BYPASS Modes
- PCIe Gen 1, Gen 2, Gen 3, Gen 4 Compliant
- Typical Phase Jitter @ 125 MHz (Integrated 1.875 MHz to 20 MHz): 0.2 ps
- Typical Cycle−Cycle Jitter @ 100 MHz (10k cycles): 20 ps
- Phase Noise  $@ 100$  MHz:



- Operating Supply Voltage Range 3.3 V  $\pm$ 5%
- Industrial Temperature Range −40°C to +85°C
- Functionally Compatible with ICS841604I with enhanced performance
- These are Pb−Free Devices

### **Applications**

- Networking
- Consumer
- Computing and Peripherals
- Industrial Equipment
- PCIe Clock Generation Gen 1, Gen 2, Gen 3 and Gen 4



# **ON Semiconductor®**

**[www.onsemi.com](http://www.onsemi.com/)**



G = Pb−Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [12](#page-11-0) of this data sheet.

### **End Products**

- Switch and Router
- Set Top Box, LCD TV
- Servers, Desktop Computers
- Automated Test Equipment

# **BLOCK DIAGRAM**



**Figure 1. Block Diagram**



### **PIN CONFIGURATION**



# **PIN DESCRIPTION**

### **Table 1. PIN DESCRIPTION**



### **Table 2. OUTPUT FREQUENCY SELECT FUNCTION TABLE**



#### **Table 3. PLL BYPASS FUNCTION TABLE**



#### **Table 4. MASTER RESET AND OE FUNCTION TABLE**



#### **Table 5. INPUT REFERENCE SELECT FUNCTION TABLE**



### **Recommended Crystal Parameters**



#### **Table 6. ATTRIBUTES**



1. For additional information, see Application Note AND8003/D.

### **Table 7. ABSOLUTE MAXIMUM RATING** (Note 2)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.

3. JEDEC standard multilayer board − 2S2P (2 signal, 2 power).



#### **Table 8. DC ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 3.3$  V  $\pm$  5%, GND = 0 V, T<sub>A</sub> = −40°C to 85°C, Note 4)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

4. Measurement taken with outputs terminated with R<sub>S</sub> = 33.2  $\Omega$ , R<sub>L</sub> = 49.9  $\Omega$ , with test load capacitance of 2 pF and current biasing resistor set at  $\mathsf{R}_{\mathsf{REF}}$  = 475  $\Omega$ . See Figure [9.](#page-10-0) Guaranteed by characterization.

5. Measurement taken from single-ended waveform

6. Defined as the maximum instantaneous voltage value including positive overshoot

7. Defined as the maximum instantaneous voltage value including negative overshoot

8. Measured at crossing point where the instantaneous voltage value of the rising edge of CLKx+ equals the falling edge of CLKx-.

9. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.

10. Defined as the total variation of all crossing voltage of rising CLKx+ and falling CLKx-. This is maximum allowed variance in the VCROSS for any particular system.

11. Differential clock must maintain a minimum ±150 mV differential voltage after rising/falling edges before it is allowed to drop back into the  $V_{RB}$  ±100 differential range.





NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

12. Measurement taken from differential output on single−ended channel terminated with R<sub>S</sub> = 33.2 Ω, R<sub>L</sub> = 49.9 Ω, with test load capacitance of 2 pF and current biasing resistor set at R<sub>REF</sub> = 475  $\Omega$  . See Figure [9.](#page-10-0) Guaranteed by characterization.

13.Output pins are tri−stated when OE is asserted LOW. Output pins are driven differentially when OE is HIGH unless device is in power down mode,  $\overline{\mathsf{PD}}$  = Low.

#### **Table 10. AC ELECTRICAL CHARACTERISTICS − PCI EXPRESS JITTER SPECIFICATIONS**

 $V_{DD} = 3.3 \text{ V} \pm 5\%, T_A = -40\degree \text{C}$  to 85 $\degree \text{C}$ ,  $f_{OUT} = 100 \text{ MHz}$ , 125 MHz



14.Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

15.Peak−to−Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86 ps peak−to−peak for a sample size of 106 clock periods.

16.RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1 ps RMS for tREFCLK\_HF\_RMS (High Band) and 3.0ps RMS for tREFCLK\_LF\_RMS (Low Band).

17.RMS jitter after applying system transfer function for the common clock architecture.

18. Measurement taken from differential output on single−ended channel terminated with R<sub>S</sub> = 33.2 Ω , R<sub>L</sub> = 49.9 Ω , with test load capacitance of 2 pF and current biasing resistor set at R<sub>REF</sub> = 475  $\Omega$  . See Figure [9.](#page-10-0) This parameter is guaranteed by characterization. Not tested in production.



#### **PHASE NOISE**

Figure 3. Typical Phase Noise Plot at 100 MHz (f<sub>CLKIN</sub> = 25 MHz Crystal , f<sub>CLKOUT</sub> = 100 MHz, **RMS Phase Jitter = 172 fs for Integration Range of 1.875 MHz to 20 MHz, Output Termination = HCSL type)**









Figure 5. Typical Phase Noise Plot at 100 MHz (f<sub>CLKIN</sub> = 25 MHz Crystal , f<sub>CLKOUT</sub> = 100 MHz, **RMS Phase Jitter = 389 fs for Integration Range of 12 kHz to 20 MHz, Output Termination = HCSL type)**





### **APPLICATION INFORMATION**

### **Crystal Input Interface**

Figure 7 shows the NB3N51044 device crystal oscillator interface using a typical parallel resonant crystal. The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors,  $C_1$  and  $C_2$ , need to consider the stray capacitances of the board and are used to match the nominally required crystal load capacitance C<sub>L</sub>. A parallel crystal with loading capacitance  $C_L$  = 18 pF would use  $C_1$  = 26 pF and  $C_2$  = 26 pF

as nominal values, assuming approximately 2 pF of stray capacitance per trace and approximately 8 pF of internal capacitance.

 $C_L = (C_1 + C_{\text{stray}} + C_{\text{in}})/2$ ;  $C_1 = C_2$ 

The frequency accuracy and duty cycle skew can be fine-tuned by adjusting the  $C_1$  and  $C_2$  values. For example, increasing the  $C_1$  and  $C_2$  values will reduce the operational frequency.



**Figure 7. Crystal Interface Loading**

### **Power Supply Filter**

In order to isolate the NB3N51044 from system power supply, noise decoupling is required. The 10  $\mu$ F and a 0.1  $\mu$ F cap from supply pins to GND decoupling capacitor has to be connected between  $V_{DD}$  (pins 3, 8, 14, 24 and 28) and GND (pins 4, 13 and 19). It is recommended to place decoupling capacitors as close as possible to the device to minimize lead inductance.

#### **Termination**

The output buffer structure is shown in the Figure 8.



#### **Figure 8. Simplified Output Structure**

<span id="page-10-0"></span>The outputs can be terminated to drive HCSL receiver (see Figure 9) or LVDS receiver (see Figure 10). HCSL output interface requires 49.9  $\Omega$  termination resistors to GND for generating the output levels. LVDS output

interface may not require the 100  $\Omega$  near the LVDS receiver if the receiver has internal 100  $\Omega$  termination. An optional series resistor R<sub>L</sub>may be connected to reduce the overshoots in case of impedance mismatch.

### **HCSL INTERFACE**



**Figure 9. Typical Termination for HCSL Output Driver and Device Evaluation**



### **LVDS COMPATIBLE INTERFACE**



<span id="page-11-0"></span>

Figure 11. HCSL Differential Measurement of t<sub>R</sub>/t<sub>F</sub>

### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





© Semiconductor Components Industries, LLC, 2019 www.onsemi.com