3.3V/2.5V/1.8V/1.5V 160 MHz 1:4 LVCMOS/LVTTL Low Skew Over Voltage Tolerant Fanout Buffer

Description

The NB3U1548C is an LVCMOS, overvoltage tolerant clock fanout buffer targeted for clock generation in high performance telecommunication, networking and computing applications. The device is optimized for low skew clock distribution in low voltage applications. The input overvoltage tolerance enables using this device in mixed mode voltage applications. An output enable pin controls whether the outputs are in the active or high impedance state. Guaranteed output skew characteristics make the NB3U1548C ideal for those applications demanding well defined performance and repeatability. The NB3U1548C is packaged in a small SOIC–8 and in an TSSOP–8 package.

Features

- Low skew 1:4 Fanout Buffer
- Supports 3.3 V, 2.5 V, 1.8 V and 1.5 V Power Supplies
- LVCMOS Input and Output Levels
- 3.6 V Overvoltage Tolerance at the Clock and Control Inputs
- Supports Clock Frequencies up to 160 MHz
- LVCMOS Compatible Control Input for Output Disable
- Output Disabled to a High Impedance State
- -40°C to 85°C Ambient Operating Temperature
- Available in Pb–Free RoHS Compliant Packages (SOIC–8, TSSOP–8)
- These Devices are Pb-Free and are RoHS Compliant





Figure 1. Block Diagram



ON Semiconductor®

www.onsemi.com



(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

CLK_IN 📼	10	8	OE
Q1 🞞	2	7	V_{DD}
Q2 🞞	3	6	GND
Q3 🞞	4	5	Q4

Figure 2. Pin Configuration (Top View)

Table 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1	CLK_IN	Input	Pulldown	Single-ended clock input. LVCMOS interface levels.
2	Q1	Output		Single-ended clock output. LVCMOS interface levels.
3	Q2	Output		Single-ended clock output. LVCMOS interface levels.
4	Q3	Output		Single-ended clock output. LVCMOS interface levels.
5	Q4	Output		Single-ended clock output. LVCMOS interface levels.
6	GND	Power		Power supply ground.
7	VDD	Power		Power supply pin.
8	OE	Input	Pullup	Output enable pin. See Table 3. LVCMOS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
CIN	Input Capacitance			4		pF
CPD	Power Dissipation Capacitance	V _{DD} = 3.465 V		14		pF
		V _{DD} = 2.375 V		13		pF
		V _{DD} = 1.95 V		13		pF
		V _{DD} = 1.6 V		12		pF
RPULLUP	Input Pullup Resistor			51		kΩ
RPULLDOWN	Input Pulldown Resistor			51		kΩ
ROUT	Output Impedance	$V_{DD}=3.3~V\pm5\%$		9		Ω
		$V_{DD} = 2.5 \text{ V} \pm 5\%$		10		Ω
		V_{DD} = 1.8 V ± 0.15 V		12		Ω
		V_{DD} = 1.5 \pm 0.1 V		15		Ω

Function Table

Table 3. OE CONFIGURATION TABLE

Input	
OE	Operation
0	Q[4:1] disabled (high-impedance)
1 (default)	Q[4:1] enabled

NOTE: OE is an asynchronous control.

Table 4. ABSOLUTE MAXIMUM RATINGS

Item	Rating
Supply Voltage, V _{DD}	4.6 V
Inputs, V _I	3.6 V
Outputs, V _O	–0.5 V to V _{DD} + 0.5 V
Package Thermal Impedance, θ _{JA} 8 Lead SOIC 8 Lead TSSOP	102.5°C/W (0 mps) 151.2°C/W (0 mps)
Storage Temperature, T _{STG}	–65°C to 150°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 6 cm² copper area.
 For additional information, see Application Note AND8003/D.

Table 5. DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
POWER SU	IPPLY DC CHARACTERISTICS, V_{DD} = 3.3 V ± 5%,	$T_A = -40^{\circ}C$ to $85^{\circ}C$				

V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
I _{DDQ}	Quiescent Power Supply Current	Inputs Open, Outputs Unloaded			1	mA

POWER SUPPLY DC CHARACTERISTICS, V_DD = 2.5 V \pm 5%, T_A = -40°C to 85°C

V _{DD}	Power Supply Voltage		2.375	2.5	2.625	V
I _{DDQ}	Quiescent Power Supply Current	Inputs Open, Outputs Unloaded			1	mA

POWER SUPPLY DC CHARACTERISTICS, V_{DD} = 1.8 V \pm 0.15 V, T_A = –40°C to 85°C

V _{DD}	Power Supply Voltage		1.65	1.8	1.95	V
I _{DDQ}	Quiescent Power Supply Current	Inputs Open, Outputs Unloaded			1	mA

POWER SUPPLY DC CHARACTERISTICS, V_{DD} = 1.5 V \pm 0.1 V, T_A = –40°C to 85°C

V _{DD}	Power Supply Voltage		1.4	1.5	1.6	V
I _{DDQ}	Quiescent Power Supply Current	Inputs Open, Outputs Unloaded			1	mA

LVCMOS DC CHARACTERISTICS, V_DD = 3.3 V \pm 5%, T_A = -40°C to 85°C

V _{IH}	Input High Voltage			0.65 * V _{DD}	3.6	V
V _{IL}	Input Low Voltage			-0.3	0.35 * V _{DD}	V
I _{IH}	Input High Current	CLK_IN	V _{DD} = V _{IN} = 3.465 V		165	μΑ
		OE	$V_{DD} = V_{IN} = 3.465 V$		5	μΑ
IIL	Input Low Current	CLK_IN	$V_{DD} = 3.465 \text{ V}, \text{V}_{\text{IN}} = 0 \text{V}$	-5		μΑ
		OE	$V_{DD} = 3.465 \text{ V}, \text{V}_{\text{IN}} = 0 \text{V}$	-150		μΑ
V _{OH}	Output High Voltage	Q[4:1]	I _{OH} = -12 mA	2.6		V
V _{OL}	Output Low Voltage	Q[4:1]	I _{OL} = 12 mA		0.5	V

LVCMOS DC CHARACTERISTICS, V_{DD} = 2.5 V \pm 5%, T_A = –40°C to 85°C

V _{IH}	Input High Voltage			0.65 * V _{DD}	3.6	V
V _{IL}	Input Low Voltage			-0.3	0.35 * V _{DD}	V
I _{IH}	Input High Current	CLK_IN	$V_{DD} = V_{IN} = 2.625 V$		165	μΑ
		OE	$V_{DD} = V_{IN} = 2.625 V$		5	μΑ
IIL	Input Low Current	CLK_IN	V_{DD} = 2.625 V, V_{IN} = 0 V	-5		μΑ
		OE	V_{DD} = 2.625 V, V_{IN} = 0 V	-150		μΑ

Table 5. DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter		Test Conditions	Min	Тур	Max	Units
LVCMOS DC (CHARACTERISTICS, V _{DD} = 2.5 V	′ ± 5%, T _A = -4	0°C to 85°C				
V _{OH}	Output High Voltage	Q[4:1]	I _{OH} = -12 mA	1.8			V
V _{OL}	Output Low Voltage	Q[4:1]	I _{OL} = 12 mA			0.5	V
LVCMOS DC (CHARACTERISTICS, V _{DD} = 1.8 V	′ ± 0.15 V, T _A =	–40°C to 85°C				
V _{IH}	Input High Voltage			0.65 * V _{DD}		3.6	V
V _{IL}	Input Low Voltage			-0.3		0.35 * V _{DD}	V
I _{IH}	Input High Current	CLK_IN	V _{DD} = V _{IN} = 1.95 V			165	μΑ
		OE				5	μA
Ι _{ΙL}	Input Low Current	CLK_IN	V _{DD} = 1.95 V, V _{IN} = 0 V	-5			μA
		OE	V _{DD} = 1.95 V, V _{IN} = 0 V	-150			μA
V _{OH}	Output High Voltage	Q[4:1]	I _{OH} = -6 mA	V _{DD} - 0.45			V
V _{OL}	Output Low Voltage	Q[4:1]	I _{OL} = 6 mA			0.45	V
LVCMOS DC (CHARACTERISTICS, V _{DD} = 1.5 V	' ± 0.1 V, T _A = -	-40°C to 85°C				
V _{IH}	Input High Voltage			0.65 * V _{DD}		3.6	V
V _{IL}	Input Low Voltage			-0.3		0.35 * V _{DD}	V
I _{IH}	Input High Current	CLK_IN	V _{DD} = V _{IN} = 1.6 V			165	μA
		OE	V _{DD} = V _{IN} = 1.6 V			5	μA
IIL	Input Low Current	CLK_IN	V _{DD} = 1.6 V, V _{IN} = 0 V	-5			μA
		OE	V _{DD} = 1.6 V, V _{IN} = 0 V	-150			μA
V _{OH}	Output High Voltage	Q[4:1]	I _{OH} = -4 mA	0.75 * V _{DD}			V
V _{OL}	Output Low Voltage	Q[4:1]	I _{OL} = 4 mA			0.25 * V _{DD}	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 6. AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
AC CHARA	CTERISTICS, V_{DD} = 3.3 V ± 5%, T _A = -40°C	to 85°C		• •		
fout	Output Frequency				160	MHz
tp _{LH}	Propagation Delay (low to high transition); (Notes 4, 8)		0.7		2.1	ns
tp _{HL}	Propagation Delay (high to low transition); (Notes 4, 8)		0.7		2.1	ns
t _{PLZ} , t _{PHZ}	Disable Time, (active to high-impedance)				10	ns
t _{PZL} , t _{PZH}	Enable Time, (high-impedance to active)				10	ns
tsk(o)	Output Skew; (Notes 5, 6)				250	ps
tsk(pp)	Part-to-Part Skew; (Notes 5, 7)				800	ps
tjit	Buffer Additive Phase Jitter, RMS	25 MHz, Integration Range: 12 kHz – 5 MHz		0.094		ps
t _R / t _F	Output Rise/Fall Time	10% to 90%	0.33		1.2	ns
odc	Output Duty Cycle		48		53	%

fout	Output Frequency				160	MHz
tp _{LH}	Propagation Delay (low to high transition); (Notes 4, 8)		0.8		2.0	ns
tp _{HL}	Propagation Delay (high to low transition); (Notes 4, 8)		0.8		2.0	ns
t _{PLZ} , t _{PHZ}	Disable Time (active to high-impedance)				10	ns
t _{PZL} , t _{PZH}	Enable Time (high-impedance to active)				10	ns
tsk(o)	Output Skew; (Notes 5, 6)				250	ps
tsk(pp)	Part-to-Part Skew; (Notes 5, 7)				800	ps
tjit	Buffer Additive Phase Jitter, RMS	25 MHz, Integration Range: 12 kHz – 5 MHz		0.076		ps
t _R / t _F	Output Rise/Fall Time	10% to 90%	0.33		1.2	ns
odc	Output Duty Cycle		45		53	%

AC CHARACTERISTICS, V_{DD} = 1.8 V \pm 0.15 V, T_A = –40°C to 85°C

f _{OUT}	Output Frequency				160	MHz
tp _{LH}	Propagation Delay (low to high transition); (Notes 4, 8)		1.1		2.8	ns
tp _{HL}	Propagation Delay (high to low transition); (Notes 4, 8)		1.1		2.8	ns
t _{PLZ} , t _{PHZ}	Disable Time (active to high-impedance)				10	ns
t _{PZL} , t _{PZH}	Enable Time (high-impedance to active)				10	ns
tsk(o)	Output Skew; (Notes 5, 6)				250	ps
tsk(pp)	Part-to-Part Skew; (Notes 5, 7)				800	ps
tjit	Buffer Additive Phase Jitter, RMS	25 MHz, Integration Range: 12 kHz – 5MHz		0.193		ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. Characterized up to $F_{OUT} \le 150$ MHz. 4. Measured from the $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. 5. This parameter is defined in accordance with JEDEC Standard 65. 6. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DD}/2$.

Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{DD}/2.

8. With rail to rail input clock.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
AC CHARA	CTERISTICS, V_{DD} = 1.8 V ± 0.15 V, T _A = -40	°C to 85°C	-			
t _R / t _F	Output Rise/Fall Time	0.63 V to 1.17 V	0.11		0.6	ns
odc	Output Duty Cycle		47		53	%
AC CHARA	CTERISTICS, V_{DD} = 1.5 V ± 0.1 V, T _A = -40°	C to 85°C				
fout	Output Frequency				160	MHz
tp _{LH}	Propagation Delay (low to high transition); (Notes 4, 8)		1.5		3.5	ns
tp _{HL}	Propagation Delay (high to low transition); (Notes 4, 8)		1.5		3.5	ns
t _{PLZ} , t _{PHZ}	Disable Time (active to high-impedance)				10	ns
t _{PZL} , t _{PZH}	Enable Time (high-impedance to active)				10	ns
tsk(o)	Output Skew; (Notes 5, 6)				250	ps
tsk(pp)	Part-to-Part Skew; (Notes 5, 7)				800	ps
tjit	Buffer Additive Phase Jitter, RMS	25 MHz, Integration Range: 12 kHz – 5 MHz		0.266		ps
				_		

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

0.525 V to 0.975 V

0.11

47

0.6

53

ns

%

Output Rise/Fall Time

Output Duty Cycle

3. Characterized up to $F_{OUT} \le 150$ MHz. 4. Measured from the $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. 5. This parameter is defined in accordance with JEDEC Standard 65. 6. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DD}/2$.


Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{DD}/2.

8. With rail to rail input clock.

 t_R / t_F

odc

Parameter Measurement Information





Z = 50 Ω

Figure 5. 1.8 V Output Load AC Test Circuit


 $0.9~V\pm0.075~V$

LVCMOS

 $-0.9 \text{ V} \pm 0.075 \text{ V}$

VDD

GND









Figure 6. 1.5 V Output Load AC Test Circuit



SCOPE


50 Ω **Š**

Qx

Figure 7. Output Skew



Parameter Measurement Information, (continued)










Figure 11. 1.5 V Output Rise/Fall Time






Figure 13. 2.5 V and 3.3 V Output Rise/Fall Time




Table 7. THERMAL RESISTANCE θ_{JA}

θ _{JA} by Velocity					
FOR 8 LEAD SOIC, FORCED CONVECTION					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	102.5°C/W	93.5°C/W	88.6°C/W		
FOR 8 LEAD TSSOP, FORCED CONVECTION					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	151.2°C/W	145.9°C/W	143.3°C/W		
	θ _{JA} by Velocity	•	•		

Table 8. ORDERING INFORMATION

Device	Package	Shipping [†]
NB3U1548CDG	SOIC–8 (Pb–Free)	96 Units / Tube
NB3U1548CDR2G	SOIC–8 (Pb–Free)	3000 / Tape & Reel
NB3U1548CDTR2G	TSSOP–8 (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0					
DESCRIPTION: SOIC-8 NB							
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and water and a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SOIC-8 NB		PAGE 2 OF 2				
ON Semiconductor and a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

SOURCE 1/DRAIN 2

7.

8. GATE 1

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR, #1

6.

7.

8


rights of others

SCALE 2:1





TSSOP-8 CASE 948S-01 ISSUE C

DATE 20 JUN 2008



SECTION N-N





DETAIL E

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- VIMENSIONING AND TOLENANDING FER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH.
- PROTRUSION SHALL NOT EXCEED 0.15
 (0.006) PER SIDE.
 JIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH OR
 PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
 DED SIDE. PER SIDE
- 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	4.30	4.50	0.169	0.177
С		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65	BSC	0.026	BSC
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252	BSC
М	0 °	8°	0°	8 °

GENERIC **MARKING DIAGRAM***

XXX	
YWW	
A •	
	YWW

XXX = Specific Device Code А

- = Assembly Location
- = Year

Y

- WW = Work Week
- = Pb-Free Package -

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON00697D	Electronic versions are uncontrolled except whe	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Print versions are uncontrolled except when stamped	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-8	PAGE 1 OF	2



DOCUMENT NUMBER: 98AON00697D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION.	18 APR 2000
А	ADDED MARKING DIAGRAM INFORMATION. REQ. BY V. BASS.	13 JAN 2006
В	CORRECTED MARKING DIAGRAM PIN 1 LOCATION AND MARKING. REQ. BY C. REBELLO.	13 MAR 2006
C	REMOVED EXPOSED PAD VIEW AND DIMENSIONS P AND P1. CORRECTED MARKING INFORMATION. REQ. BY C. REBELLO.	20 JUN 2008

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agolication and expenses and reasonable attorney fees arising out of manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.