Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer

The NB3V8312C is a high performance, low skew LVCMOS fanout buffer which can distribute 12 ultra−low jitter clocks from an LVCMOS/LVTTL input up to 250 MHz.

The 12 LVCMOS output pins drive 50 Ω series or parallel terminated transmission lines. The outputs can also be disabled to a high impedance (tri−stated) via the OE input, or enabled when High.

The NB3V8312C provides an enable input, CLK_EN pin, which synchronously enables or disables the clock outputs while in the LOW state. Since this input is internally synchronized to the input clock, changing only when the input is LOW, potential output glitching or runt pulse generation is eliminated.

Separate V_{DD} core and V_{DDO} output supplies allow the output buffers to operate at the same supply as the V_{DD} ($V_{DD} = V_{DDO}$) or from a lower supply voltage. Compared to single−supply operation, dual supply operation enables lower power consumption and output−level compatibility.

The V_{DD} core supply voltage can be set to 3.3 V, 2.5 V or 1.8 V, while the V_{DDO} output supply voltage can be set to 3.3 V, 2.5 V, or 1.8 V, with the constraint that $V_{DD} \geq V_{DDO}$.

This buffer is ideally suited for various networking, telecom, server and storage area networking, RRU LO reference distribution, medical and test equipment applications.

Features

- 250 MHz Maximum Clock Frequency
- Accepts LVCMOS, LVTTL Clock Inputs
- LVCMOS Compatible Control Inputs
- 12 LVCMOS Clock Outputs
- Synchronous Clock Enable
- Output Enable to High Z State Control
- 150 ps Max. Skew Between Outputs
- Temp. Range −40°C to +85°C
- 32−pin LQFP and QFN Packages
- These are Pb−Free Devices

LQFP−32 FA SUFFIX CASE 873A

QFN32 MN SUFFIX CASE 488AM

Figure 1. Simplified Logic Diagram

ORDERING AND MARKING INFORMATION

See detailed ordering and shipping information on page [9](#page-8-0) of this data sheet.

Applications

- Networking
- Telecom
- Storage Area Network

End Products

- Servers
- Routers
- Switches

Table 1. PIN DESCRIPTION

Figure 3. QFN32 Pinout Configuration (Top View)

1. All VDD, VDDO and GND pins must be externally connected to a power supply to guarantee proper operation. Bypass each supply pin with $0.01 \mu F$ to GND.

Figure 4. CLK_EN Control Timing Diagram

Table 2. OE, CLK_EN FUNCTION TABLES

2. The CLK_EN control input synchronously enables or disables the outputs as shown in Figure 4. This control latches on the falling edge of the selected input CLK. When CLK_EN is LOW, the outputs are disabled in a LOW state. When CLK_EN is HIGH, the outputs are enabled as shown. CLK_EN to CLK Set up and Hold times must be satisfied.

Table 3. ATTRIBUTES (Note 3)

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 4)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.

5. JEDEC standard multilayer board − 2S2P (2 signal, 2 power).

Symbol	Characteristics		Conditions	Min	Typ	Max	Unit
	V _{IH} Input High Voltage		$V_{DD} = 3.465 V$	2.0		$V_{DD} +$ 0.3	\vee
			$V_{DD} = 2.625 V$	1.7		V_{DD} + 0.3	\vee
			$V_{DD} = 2.0 V$	0.65x V_{DD}		V_{DD} + 0.3	\vee
	Input Low Voltage		$V_{DD} = 3.465 V$	-0.3		1.3	V
V_{IL}			$V_{DD} = 2.625 V$	-0.3		0.7	V
			$V_{DD} = 2.0 V$	-0.3		0.35x V _{DD}	V
ŀщ	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465$ V or 2.625 V or 2.0 V			150	μA
		OE, CLK_EN				5	
ΙL.	Input Low Current	CLK	V_{DD} = 3.465 V or 2.625 V or 2.0 V, V_{IN} = 0 V	-5			μA
		OE, CLK_EN		-150			
V _{OH}	Output High Voltage (Note 6)		$V_{DDO} = 3.3 V \pm 5\%$	2.6			\vee
			$V_{DDO} = 2.5 V \pm 5\%$	1.8			
			V_{DDO} = 2.5 V ±5%; I_{OH} = -1 mA	2.0			
			V_{DDO} = 1.8 V ±0.2 V	V_{DD} – 0.4			
			$V_{DDO} = 1.8 V \pm 0.2 V$; $I_{OH} = -100 \mu A$	V_{DD} – 0.2			
VOL	Output Low Voltage (Note 6)		$V_{DDO} = 3.3V \pm 5\%$			0.5	V
			$V_{DDO} = 2.5 V \pm 5\%$			0.45	
			$V_{DDO} = 2.5 V \pm 5\%$; $I_{OL} = 1 mA$			0.4	
			$V_{DDO} = 1.8 V \pm 0.2 V$			0.35	
			V_{DDO} = 1.8 V ±0.2 V; I_{OL} = 100 µA			0.2	

Table 5. LVCMOS/LVTTL DC CHARACTERISTICS (T_A = −40°C to +85°C)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

6. Outputs terminated 50 Ω to V_{DDO}/2 unless otherwise specified. See Figure [7.](#page-7-0)

Table 7. AC CHARACTERISTICS (T_A = -40°C to +85°C) (Note 7)

All parameters measured at f $_{\mathsf{MAX}}$ unless noted otherwise.

[7](#page-7-0). Outputs loaded with 50 Ω to V_{DDO}/2; see Figure 7. CLOCK input with 50% duty cycle; minimum input amplitude = 1.2 V at V_{DD} = 3.3 V, 1.0 V at V_{DD} = 2.5 V, $V_{DD}/2$ at V_{DD} = 1.8 V.

8. Measured from the V_{DD}/2 of the input to V_{DDO}/2 of the output.

9. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.
10. Defined as skew between outputs on different devices operating at the same supply voltage and with eq Using the same type of input on each device, the output is measured at $V_{DDO}/2$.

11. Clock input with 50% duty cycles, rail–to–rail amplitude and $t_r/t_f = 500$ ps.

Figure 5. Typical Phase Noise Plot at f_{carrier} = 100 MHz at an Operating Voltage of 3.3 V, Room Temperature

The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The RMS Phase Jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 29.8 fs.

The additive phase jitter performance of the fanout buffer is highly dependent on the phase noise of the input source.

To obtain the most accurate additive phase noise measurement, it is vital that the source phase noise be

notably lower than that of the DUT. If the phase noise of the source is greater than the device under test output, the source noise will dominate the additive phase jitter calculation and lead to an artificially low result for the additive phase noise measurement within the integration range. The Figure above is a good example of the NB3V8312C source generator phase noise having a significantly higher floor such that the DUT output results in an additive phase jitter of 29.8 fs.

RMS additive jitter =
$$
\sqrt{\text{RMS phase}}
$$
 jitter of output² – RMS phase jitter of input²
29.8 = $\sqrt{202.73 \text{ fs}^2 - 200.53 \text{ fs}^2}$

Figure 6. AC Reference Measurement

Figure 7. Typical Device Evaluation and Termination Setup − See Table 8

Table 8. TEST SUPPLY SETUP. V_{DDO} SUPPLY MAY BE CENTERED ON 0.0 V (SCOPE GND) TO PERMIT DIRECT $\overline{\text{CONNECTION}}$ INTO "50 Ω TO GND" SCOPE MODULE. V_{DD} SUPPLY TRACKS DUT GND PIN

MARKING DIAGRAMS*

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particula