## 2.5V / 3.3V 1:2 Differential CML Fanout Buffer

#### Multi-Level Inputs w/ Internal Termination

#### **Description**

The NB6L11M is a differential 1:2 CML fanout buffer. The differential inputs incorporate internal 50  $\Omega$  termination resistors that are accessed through the V<sub>T</sub> pins and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels.

The  $V_{REFAC}$  pin is an internally generated voltage supply available to this device only.  $V_{REFAC}$  is used as a reference voltage for single–ended PECL or NECL inputs. For all single–ended input conditions, the unused complementary differential input is connected to  $V_{REFAC}$  as a switching reference voltage.  $V_{REFAC}$  may also rebias capacitor–coupled inputs. When used, decouple  $V_{REFAC}$  with a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{REFAC}$  output should be left open.

The device is housed in a small 3x3 mm 16 pin QFN package. The NB6L11M is a member of the ECLinPS MAX<sup>TM</sup> family of high performance clock products.

#### **Features**

- Maximum Input Clock Frequency > 4 GHz, Typical
- 225 ps Typical Propagation Delay
- 70 ps Typical Rise and Fall Times
- 0.5 ps maximum RMS Clock Jitter
- Differential CML Outputs, 380 mV peak-to-peak, typical
- LVPECL Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 3.63 V with  $V_{EE} = 0 \text{ V}$
- NECL Operating Range:  $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -2.375 \text{ V}$  to -3.63 V
- Internal Input Termination Resistors, 50  $\Omega$
- VREFAC Reference Output
- Functionally Compatible with Existing 2.5 V / 3.3V LVEL, LVEP, EP, and SG Devices
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



#### ON Semiconductor®

http://onsemi.com

# QFN-16 MN SUFFIX CASE 485G DIAGRAM\* 16 NB6L 11M ALYW -

MARKING

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

1




Figure 2. Pin Configuration (Top View)

#### **Table 1. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	VTD	-	Internal 50 $\Omega$ Termination Pin for D input.
2	D	ECL, CML, LVCMOS, LVDS, LVTTL Input	Noninverted Differential Input. Note 1. Internal 50 $\Omega$ Resistor to Termination Pin, VTD.
3	D	ECL, CML, LVCMOS, LVDS, LVTTL Input	Inverted Differential Input. Note 1. Internal 50 $\Omega$ Resistor to Termination Pin, $\overline{\text{VTD}}$ .
4	VTD	-	Internal 50 $\Omega$ Termination Pin for $\overline{\mathbf{D}}$ input.
5	V <sub>CC</sub>	-	Positive Supply Voltage
6	V <sub>REFAC</sub>		Output Reference Voltage for direct or capacitor coupled inputs
7	V <sub>EE</sub>	-	Negative Supply Voltage
8	V <sub>CC</sub>	-	Positive Supply Voltage
9	Q1	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
10	Q1	CML Output	Noninverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
11	Q0	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
12	Q0	CML Output	Noninverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
13	V <sub>CC</sub>	-	Positive Supply Voltage
14	V <sub>EE</sub>	-	Negative Supply Voltage
15	V <sub>EE</sub>	-	Negative Supply Voltage
16	V <sub>CC</sub>	-	Positive Supply Voltage
-	EP	-	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to VEE on the PC board.

<sup>1.</sup> In the differential configuration when the input termination pins (VTD, VTD) are connected to a common termination voltage or left open, and if no signal is applied on D/D input, then, the device will be susceptible to self–oscillation.

2. All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to a power supply for proper operation.

**Table 2. ATTRIBUTES** 

Chara	Value			
ESD Protection	Human Body Model Machine Model	> 2 kV > 200V		
Moisture Sensitivity	16-QFN	Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	V <sub>EE</sub> = 0 V		4.0	V
V <sub>EE</sub>	Negative Power Supply	V <sub>CC</sub> = 0 V		-4.0	V
V <sub>IO</sub>	Positive Input/Output Voltage Negative Input/Output Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{l} -0.5 \leq V_{lo} \leq V_{CC} + 0.5 \\ +0.5 \leq V_{lo} \leq V_{EE} - 0.5 \end{array}$	4.0 -4.0	V V
V <sub>INPP</sub>	Differential Input Voltage  D − D			V <sub>CC</sub> – V <sub>EE</sub>	V
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50 Ω Resistor)	Static Surge		45 80	mA mA
I <sub>OUT</sub>	Output Current (CML Output)	Continuous Surge		25 50	mA mA
I <sub>VREFAC</sub>	VREFAC Sink/Source Current			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range	16 QFN		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfmp 500 lfmp	QFN-16 QFN-16	42 35	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	(Note 3)	QFN-16	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>3.</sup> JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

 $\textbf{Table 4. DC CHARACTERISTICS, Multi-Level Inputs} \ V_{CC} = 2.375 \ V \ to \ 3.63 \ V, \ V_{EE} = 0 \ V, \ or \ V_{CC} = 0 \ V, \ V_{EE} = -2.375 \ V \ to \ S_{CC} = 0 \ V, \ S_{CC} = 0 \$  $-3.63 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Symbol	Characteristic	Min	Тур	Max	Unit		
POWER SUPPLY CURRENT							
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open)	45	60	75	mA		
CML OUT	PUTS (Notes 4 and 5)	•					
V <sub>OH</sub>	Output HIGH Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $	V <sub>CC</sub> - 40 3260 2460	V <sub>CC</sub> - 10 3290 2490	V <sub>CC</sub> 3300 2500	mV		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> - 500 2800 2000	V <sub>CC</sub> - 400 2900 2100	V <sub>CC</sub> - 300 3000 2200	mV		
DIFFERE	NTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 4 and 5) (Note 6)						
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 7)	1125		V <sub>CC</sub> – 75	mV		
V <sub>IH</sub>	Single-ended Input HIGH Voltage	V <sub>th</sub> + 75		V <sub>CC</sub>	mV		
V <sub>IL</sub>	Single-ended Input LOW Voltage	V <sub>EE</sub>		V <sub>th</sub> – 75	mV		
V <sub>ISE</sub>	Single-ended Input Voltage Amplitude (V <sub>IH</sub> - V <sub>IL</sub> )	150		2800	mV		
VREFAC							
V <sub>REFAC</sub>	Output Reference Voltage (V <sub>CC</sub> ≥ 2.5 V)	V <sub>CC</sub> – 1525	V <sub>CC</sub> – 1425	V <sub>CC</sub> – 1325	mV		
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 6, 7 and 8) (No	ote 8)					
$V_{IHD}$	Differential Input HIGH Voltage	V <sub>EE</sub> + 1200		V <sub>CC</sub>	mV		
$V_{ILD}$	Differential Input LOW Voltage	$V_{EE}$		V <sub>CC</sub> – 100	mV		
$V_{\text{ID}}$	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	V <sub>EE</sub> + 100		V <sub>CC</sub> - V <sub>EE</sub>	mV		
$V_{CMR}$	Input Common Mode Range (Differential Configuration) (Note 9)	V <sub>EE</sub> + 950		V <sub>CC</sub> – 50	mV		
I <sub>IH</sub>	Input HIGH Current D / D, (VTD/VTD Open)	-150		150	uA		
I <sub>IL</sub>	Input LOW Current D / D, (VTD/VTD Open)	-150		150	uA		
TERMINA	TION RESISTORS	-					
R <sub>TIN</sub>	Internal Input Termination Resistor	40	50	60	Ω		
R <sub>TOUT</sub>	Internal Output Termination Resistor	40	50	60	Ω		

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. CML outputs loaded with 50  $\Omega$  to  $V_{CC}$  for proper operation. 5. Input and output parameters vary 1:1 with  $V_{CC}$ .

- s. Input and output parameters vary 1:1 with V<sub>CC</sub>.
  6. V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
  7. V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.
  8. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
  9. V<sub>CMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> maximum varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

**Table 5. AC CHARACTERISTICS**  $V_{CC} = 2.375 \text{ V}$  to 3.63 V,  $V_{EE} = 0 \text{ V}$ , or  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.63 V,  $V_{A} = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ ; (Note 10)

Symbol	Characteristic			Тур	Max	Unit
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ V <sub>INPP(MIN)</sub> (Note 15) (See Figure 9)	$\begin{aligned} &f_{in} \leq 3.0 \text{GHz} \\ &f_{in} \leq 3.5 \text{ GHz} \\ &f_{in} \leq 4.0 \text{ GHz} \end{aligned}$	230 190 150	380 320 270		mV
t <sub>PD</sub>	Propagation Delay	D to Q	175	225	325	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 11) Within Device Skew Device to Device Skew (Note 12)			5.0 3.0	15 15 80	ps
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 50%)	$f_{in} \leq 4.0 GHz$	40	50	60	%
UITTER	RMS Random Clock Jitter (Note 13)  Peak-to-Peak Data Dependent Jitter (Note 14)	f <sub>in</sub> ≤ 4GHz f <sub>in</sub> ≤ 4Gb/s		0.2 40	0.5	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15)		150		2800	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 0.5 GHz (20% – 80%)	Q, Q		70	120	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>10.</sup> Measured by forcing  $V_{INPP}$  (MIN) from a 50% duty cycle clock source. All loading with an external  $R_L$  = 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% – 80%).

<sup>11.</sup> Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @ 0.5GHz.

<sup>12.</sup> Device to device skew is measured between outputs under identical transition @ 0.5 GHz.

<sup>13.</sup> Additive RMS jitter with 50% duty cycle clock signal.

<sup>14.</sup> Additive peak-to-peak data dependent jitter with input NRZ data at PRBS23.

<sup>15.</sup> Input and output voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Input Structure




Figure 4. Differential Input Driven Single-Ended




Figure 5. V<sub>th</sub> Diagram




Figure 6. Differential Inputs Driven Differentially




Figure 7. Differential Inputs Driven Differentially




Figure 8. V<sub>CMR</sub> Diagram




Figure 9. AC Reference Measurement




Figure 10. LVPECL Interface

Figure 11. LVDS Interface




Figure 12. Standard 50  $\Omega$  Load CML Interface




Figure 13. Capacitor–Coupled Differential Interface ( $V_{TD}/\overline{V_{TD}}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu$ F Capacitor)




Figure 14. Capacitor–Coupled Single–Ended Interface ( $V_T/\overline{V_T}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 16. CML Output Structure




Figure 17. Typical CML Termination for Output Driver and Device Evaluation

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB6L11MMNG	QFN-16 (Pb-Free)	123 Units / Rail
	(Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

The products described herein (NB4L16M), may be covered by U.S. patents including 6,362,644. There may be other patents pending ECLinPS MAX is a trademark of Semiconductor Components Industries, LLC (SCILLC).

回

TOP VIEW

DETAIL B

LEA

PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

□ 0.05 C

NOTE 4





Α

В

SEATING PLANE


C

Ē


**DATE 08 OCT 2021** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
  THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS



DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

	MILLIME			
DIM	MIN.	N□M.	MAX.	
Α	0.80	0.90	1.00	
A1	0.00	0.03	0.05	
A3	0.20 REF			
b	0.18	0.24	0.30	
D	3.00 B2C			
DS	1.65	1.75	1.85	
Е	3.00 BSC			
E2	1.65	1.75	1.85	
e	0.50 BSC			
k	0.18 TYP			
L	0.30	0.40	0.50	
L1	0.00	0.08	0.15	

#### MOUNTING FOOTPRINT



DETAIL A -   - D2
# 0.10 C A B 9 9 16X b 0.10 C A B 0.05 C NOTE 3

BOTTOM VIEW

SIDE VIEW

### GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	OCUMENT NUMBER: 98AON04795D Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"		
DESCRIPTION:	QFN16 3X3, 0.5P		PAGE 1 OF 1

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.