2.5V / 3.3V Differential 2 X 2 Crosspoint Switch with CML Outputs

Multi- Level Inputs w/ Internal Termination

Description

The NB6L72M is a clock or data high-bandwidth fully differential 2 x 2 Crosspoint Switch with internal source termination and CML output structure, optimized for low skew and minimal jitter. The differential inputs incorporate internal 50 Ω termination resistors and will accept LVPECL, CML, LVDS, LVCMOS, or LVTTL logic levels. The SELECT inputs are single-ended and can be driven with LVCMOS/LVTTL.

The 16 mA differential CML outputs provide matching internal 50 Ω terminations and 400 mV output swings when externally terminated with a 50 Ω resistor to V_{CC}.

The device is offered in a small 3 mm x 3 mm 16-pin QFN package.

The NB6L72M is a member of the ECLinPS MAX[™] family of high performance clock and data management products.


Features

- Input Clock Frequency > 3.0 GHz
- Input Data Rate > 3 Gb/s
- 360 ps Typical Propagation Delay
- 65 ps Typical Rise and Fall Times
- Differential CML Outputs, 380 mV peak-to-peak, typical
- Operating Range: $V_{CC} = 2.375$ V to 3.63 V with GND = 0 V
- Internal Input and Output Termination Resistors, 50 Ω
- Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices
- -40 °C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com



*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Logic/Block Diagram




Figure 2. Pin Configuration (Top View)

Table 2 PIN DESCRIPTION

Table 1. INPUT/OUTPUT SELECT TRUTH TABLE

SEL0*	SEL1*	Q0	Q1
L	L	D0	D0
н	L	D1	D0
L	Н	D0	D1
Н	Н	D1	D1

*Defaults HIGH when left open

Pin	Name	I/O	Description	
1	SEL0	LVTTL,LVCMOS Input	Select Logic Input control that selects D0 or D1 to output Q0. See Table 1, Select Input Function Table. Pin defaults HIGH when left open	
2	D0	LVPECL, CML, LVDS, LVTTL, LVCMOS, Input	Noninverted Differential Input. Note 1	
3	DO	LVPECL, CML, LVDS, LVTTL, LVCMOS, Input	Inverted Differential Input. Note 1	
4	VTD0	-	Internal 50 Ω Termination Pin. Note 1.	
5	VTD1	-	Internal 50 Ω termination pin. Note 1.	
6	D1	LVPECL, CML, LVDS, LVTTL, LVCMOS, Input	Noninverted Differential Input. Note 1.	
7	D1	LVPECL, CML, LVDS, LVTTL, LVCMOS, Input	Inverted Differential Input. Note 1	
8	SEL1	LVTTL,LVCMOS Input	Select Logic Input control that selects D0 or D1 to output Q1. See Table 1, Select Input Function Table. Pin defaults HIGH when left open	
9	GND	-	Negative Supply Voltage	
10	Q1	CML Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V $_{\text{CC}}$	
11	Q1	CML Output	Noninverted Differential Output. Typically Terminated with 50 Ω Resistor to $V_{CC}.$	
12	V _{CC}	-	Positive Supply Voltage	
13	V _{CC}	-	Positive Supply Voltage	
14	<u>Q0</u>	CML Output	Inverted Differential Reset Input. Typically Terminated with 50 Ω Resistor to V _{CC} .	
15	Q0	CML Output	Noninverted Differential Reset Input. Typically Terminated with 50 Ω Resistor to V _{CC} .	
16	GND	-	Negative Supply Voltage	
-	EP	-	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to GND on the PC board.	

In the differential configuration when the input termination pin (VTDn) are connected to a common termination voltage or left open, and if no signal is applied on Dn/Dn input, then the device will be susceptible to self-oscillation.
All V_{CC} and GND pins must be externally connected to a power supply for proper operation.

Table 3. ATTRIBUTES

Characterist	Value				
Interval Input Pulldown Resistor		75 kΩ			
ESD Protection	Human Body Model Machine Model	> 2 kV > 200V			
Moisture Sensitivity	16-QFN	Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		4.0	V
V _{IO}	Positive Input/Output Voltage	GND = 0 V	$-0.5 \leq V_{IO} \leq V_{CC} + 0.5$	4.5	V
V _{INPP}	Differential Input Voltage D - D			V _{CC} - GND	V
I _{IN}	Input Current Through R_T (50 Ω Resistor)	Static Surge		45 80	mA mA
T _A	Operating Temperature Range	QFN-16		-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 3)	QFN-16	4	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, Multi-Level Inputs V_{CC} = 2.375 V to 3.63 V, GND = 0 V, T _A = -40°C to +
--

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT				
I _{CC}	Power Supply Current (Inputs and Outputs Open)	60	80	105	mA
CML OU	TPUTS (Notes 5 and 6)				
V _{OH}	Output HIGH Voltage $\label{eq:VCC} \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array}$	V _{CC} - 40 3260 2460	V _{CC} - 10 3290 2490	V _{CC} 3300 2500	mV
V _{OL}	Output LOW Voltage $$V_{CC}$=3.3~V$\\ V_{CC}=2.5~V$$	V _{CC} - 500 2800 2000	V _{CC} - 400 2900 2100	V _{CC} - 300 3000 2200	mV
DIFFERE	ENTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 6 and 8)				-
V _{th}	Input Threshold Reference Voltage Range (Note 7)	1050		V _{CC} - 150	mV
V _{IH}	Single-Ended Input HIGH Voltage	V _{th} + 150		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	GND		V _{th} - 150	mV
V_{ISE}	Single-Ended Input Voltage Amplitude (VIH - VIL)			V_{CC} - V_{EE}	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 7 and 9) (Note	8)			
V _{IHD}	Differential Input HIGH Voltage	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	GND		V _{CC} - 150	mV
V _{ID}	Differential Input Voltage Swing (Dn, $\overline{\text{Dn}}$) (V _{IHD} - V _{ILD}) (Note 15)	150		V_{CC} - V_{EE}	mV
V _{CMR}	Input Common Mode Range (Differential Configuration) (Note 9)	950		$V_{CC} - 75$	mV
I _{IH}	Input HIGH Current Dn/Dn, (VTDn/VTDn Open)	-150		+150	μA
IIL	Input LOW Current Dn/Dn, (VTDn/VTDn Open)	-150		+150	μA
SINGLE-	ENDED LVCMOS/LVTTL CONTROL INPUTS				
V _{IH}	Single-Ended Input HIGH Voltage	2000		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	GND		800	mV
I _{IH}	Input HIGH Current	-150		+150	μA
IIL	Input LOW Current	-150		+150	μA
TERMIN	ATION RESISTORS				
R _{TIN}	Internal Input Termination Resistor	40	50	60	Ω
R _{TOUT}	Internal Output Termination Resistor	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. CML outputs loaded with 50 Ω to V_{CC} for proper operation. 5. Input and output parameters vary 1:1 with V_{CC}.

V_{th}, V_I, V_{IL}, and V_{ISE} parameters must be complied with simultaneously.
V_{th} is applied to the complementary input when operating in single-ended mode.
V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

9. V_{CMR} minimum varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS V_{CC} = 2.375 V to 3.63 V, GND = 0 V, or V_{CC} = 0 V, GND = -2.375 V to -3.63 V,

 $T_A = -40^{\circ}C$ to +85°C; (Note 10)

Symbol	Characteristic		Min	Тур	Мах	Unit
V _{OUTPP}	Output Voltage Amplitude (@ V _{INPPmin}) (Note 15) (See Figure 15)	$f_{in} \leq 3 \text{ GHz}$	250	380		mV
f _{DATA}	Maximum Operating Data Rate		3			Gb/s
t _{PLH} , t _{PHL}	Propagation Delay (@0.5GHz)	Dn to Qn SELn to Qn	230	360	480	ps
t _{SKEW}	Duty Cycle Skew (Note 11) Within Device Skew Device to Device Skew (Note 12)			6.0	20 25 85	ps
t _{DC}	Output Clock Duty Cycle (Reference Duty Cycle = 50%)	f _{in} ≤3.0 GHz	40	50	60	%
t _{JITTER}	RMS Random Clock Jitter (Note 13) Peak-to-Peak Data Dependent Jitter (Note 14)	$\label{eq:fin} \begin{array}{l} f_{in} \leq 3.0 \mbox{ GHz} \\ f_{DATA} = 2.5 \mbox{ Gb/s} \\ f_{DATA} = 3.0 \mbox{ Gb/s} \end{array}$		0.2 5.0 8.0	0.5 15 25	ps
VINPP	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15)		150		2800	mV
t _{r,} t _f	Output Rise/Fall Times @ 0.5 GHz, (20% - 80%),	Q, <u>Q</u>		65	120	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


10. Measured by forcing VINPP (minimum) from a 50% duty cycle clock source. All loading with an external RL = 50 Ω to V_{CC}. Input edge rates 40 ps (20% - 80%). 11. Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw} - and T_{pw} + @ 0.5GHz.

12. Device to device skew is measured between outputs under identical transition @ 0.5 GHz.


13. Additive RMS jitter with 50% duty cycle clock signal.


14. Additive peak-to-peak data dependent jitter with input NRZ data at PRBS23.


15. Input and output voltage swing is a single-ended measurement operating in differential mode.
















Figure 6. Differential Inputs Driven Differentially






Figure 8. V_{CMR} Diagram


















Figure 11. LVDS Interface








 $^{*}V_{\text{REFAC}}$ bypassed to ground with a 0.01 μF capacitor











Figure 17. Typical CML Termination for Output Driver and Device Evaluation

ORDERING INFORMATION

Device	Package	Shipping [†]
NB6L72MMNG	QFN-16 (Pb-free)	123 Units / Rail
NB6L72MMNR2G	QFN-16 (Pb-free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.