# 3.3 V Automotive Grade LVDS Driver

#### Description

The NBA3N011S is a Low Voltage Differential Signaling (LVDS) driver for low power and high data rate applications. The device accepts LVCMOS/TTL input and translates it to LVDS and is designed to support data rates higher than 400 Mbps (200 MHz).

The driver provides low EMI with a typical output swing of 350 mV. The device can be paired with its companion single line receiver NBA3N012C or with any other LVDS receiver for high speed LVDS interface.

The LVDS output is designed as a 3.5 mA (typical) current mode driver allowing low power dissipation even at the high frequency.

NBA3N011S is offered in a 5 lead SOT23 package, shipping in 3000 pcs tape & reel.

#### **Features**

- Compatible with TIA/EIA-644A Standard
- Automotive Grade AECQ-100 Grade 1
- > 400 Mbps (200 MHz) Data Rate
- Operating Range:  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$
- Maximum 700 ps Differential Skew
- Maximum Propagation Delay of 1.5 ns
- Low Power Dissipation (Typical 23 mW @ 3.3 V)
- SOT23-5 Lead Package with Pinout optimized for easy PCB Layout
- ±350 mV Differential Signaling
- Power Off Protection (Outputs in Tri–state)
- Temperature Operating Range –40°C to +125°C
- These are Pb-Free Devices

#### **Typical Applications:**

- Automotive: Head Lamp Lighting for Cars
- Telecom: Wireless, Microwave and Optical

**Table 1. PIN DESCRIPTION** 

| Pin Number | Pin Name | I/O Type | Description          |
|------------|----------|----------|----------------------|
| 1          | $V_{DD}$ |          | Power Supply Pin     |
| 2          | GND      |          | Ground Pin           |
| 3          | Q        | Output   | Inverting Output Pin |
| 4          | Q        | Output   | Non-Inverting Output |
| 5          | IN       | Input    | Input Pin            |



#### ON Semiconductor®

www.onsemi.com



SOT23-5 DT SUFFIX CASE 527AH

011



= Specific Device Code


A = Assembly Code

Y = Year


W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

#### **LOGIC DIAGRAM**



#### **PINOUT DIAGRAM**



#### **ORDERING INFORMATION**

| Device         | Package              | Shipping <sup>†</sup> |
|----------------|----------------------|-----------------------|
| NBA3N011SSNT1G | SOT23-5<br>(Pb-Free) | 3000 / Tape &<br>Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Table 2. ATTRIBUTES (Note 1)

|   | Value                  |           |                                       |
|---|------------------------|-----------|---------------------------------------|
| ESD Protection Human Body Model (JEDEC Standard 22, Method A114–E) All Pins |                        | ≥ 8 kV    |                                       |
| Charge Device Model (JEDEC Standard 22, Method C101D)  All Pins             |                        | ≥ 1.25 kV |                                       |
| Moisture Sensitivity (Note 1)   |                        |           | Level 1                               |
| Flammability Rating   | Oxygen Index: 28 to 34 |           | UL 94 Code V-0 A<br>0.125 in 28 to 34 |

<sup>1.</sup> For additional information, see Application Note AND8003/D

#### **Table 3. MAXIMUM RATINGS**

| Symbol            | Parameter  | Rating                            | Unit |
|-------------------|--|-----------------------------------|------|
| $V_{DD}$          | Supply voltage   | $-0.30 \le V_{DD} \le 4.0$        | V    |
| $V_{IN}$          | Input Voltage (IN) LVCMOS  | -0.30 to (V <sub>DD</sub> + 0.30) | V    |
| $V_{Q}$           | Output Voltage (Q/Q) LVDS  | -0.30 to +3.90                    | V    |
| Ios               | Output Short Circuit Current LVDS                                    | 24                                | mA   |
| Tj                | Maximum Junction Temperature   | 135                               | °C   |
| Tstg              | Storage Temperature Range  | -65 to +150                       | °C   |
| $\theta_{\sf JC}$ | Thermal resistance (Junction-to-Case) - (Note 3)                     | 107                               | °C/W |
| $\theta_{JA}$     | Thermal resistance (Junction-to-Ambient) - (Note 3)                  | 138.5                             | °C/W |
| T <sub>sol</sub>  | Lead Temperature Soldering (4 Seconds) – SOLDERRM/D                  | 260                               | °C   |
| PD                | Package Power Dissipation @ 25°C – Derating of 7.22 mW/°C above 25°C | 794                               | mW   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. The maximum ratings applied are individual stress limit values and not valid simultaneously.

Table 4. DC CHARACTERISTICS  $V_{DD}$  = 3.3 V  $\pm$  0.3 V, GND = 0 V,  $T_A$  –40°C to +125°C

| Symbol          | Parameter            | Test Conditions  | Min  | Тур  | Max      | Unit |
|-----------------|----------------------|--|------|------|----------|------|
| $I_{DD}$        | Power Supply Current | No–Load (Pin: $V_{DD}$ ; $V_{IN} = V_{DD}$ or GND)           |      | 5    | 8        | mA   |
|                 |                      | RL = 100 $\Omega$ (Pin: $V_{DD}$ ; $V_{IN} = V_{DD}$ or GND) |      | 7    | 10       | mA   |
| $V_{IH}$        | Input High Voltage   | Pin: IN  | 2.0  |      | $V_{DD}$ | V    |
| $V_{IL}$        | Input Low Voltage    | Pin: IN  | GND  |      | 0.8      | V    |
| I <sub>IH</sub> | Input High Current   | Pin: IN; V <sub>IN</sub> = 3.3 V or 2.4 V                    |      | ±2   | ±10      | μΑ   |
| I <sub>IL</sub> | Input Low Current    | Pin: IN; V <sub>IN</sub> = GND or 0.5 V                      |      | ±1   | ±10      | μΑ   |
| $V_{CL}$        | Input Clamp Voltage  | I <sub>CL</sub> = −18 mA                                     | -1.5 | -0.6 |          | V    |
| C <sub>IN</sub> | Input Capacitance    |  |      | 3    |          | pF   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>3.</sup> JEDEC standard multilayer board –2S2P (2 signal 2 power)

Table 5. ELECTRICAL CHARACTERISTICS  $V_{DD}$  = 3.3  $V \pm 0.3$  V, GND = 0 V,  $T_A$  –40°C to +125°C, Pin:  $Q/\overline{Q}$ 

| Symbol               | Parameter  | Test Conditions                                    | Min   | Тур   | Max   | Unit |
|----------------------|--|--|-------|-------|-------|------|
| V <sub>OD</sub>      | Differential Output Voltage                        | $R_L$ = 100 Ω, Figures 1 & 2                       | 250   | 350   | 450   | mV   |
| Δl V <sub>OD</sub> l | Change in Differential Output Voltage magnitude    |  |       | 3     | 35    | mV   |
| Vos                  | Offset Voltage                                     | $R_L$ = 100 Ω, Figure 1                            | 1.125 | 1.220 | 1.375 | V    |
| $\Delta V_{OS}$      | Change in Offset Voltage magnitude                 |  | 0     | 1     | 50    | mV   |
| I <sub>OFF</sub>     | Leakage Current – Power-off                        | $V_Q = 3.6 \text{ V or GND}, V_{DD} = 0 \text{ V}$ |       | ±1    | ±10   | μΑ   |
| I <sub>OSD</sub>     | Differential Short Circuit Output Current (Note 4) | V <sub>OD</sub> = 0 V                              |       | -5    | -12   | mA   |
| Ios                  | Output Short Circuit Current (Note 4)              | $V_Q$ and $V_Q = 0 V$                              |       | -6    | -24   | mA   |
| C <sub>OUT</sub>     | Output Capacitance                                 |  |       | 3     |       | pF   |

<sup>4. -</sup> minus sign indicated only direction. Current into the device is defined as positive. I<sub>OS</sub>/I<sub>OSD</sub> is specified as magnitude only.

#### **Table 6. SWITCHING CHARACTERISTICS**

 $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ GND} = 0 \text{ V}, \text{ T}_{A} - 40^{\circ}\text{C to} + 125^{\circ}\text{C}, \text{ F} = 1 \text{ MHz}, \text{ Z}_{O} = 50 \text{ }\Omega, \text{ t}_{r}, \text{ t}_{f} \leq 1 \text{ ns (10\% to 90\%)} - (\text{Note 5}) = 100 \text{ Note 5} = 100 \text{ Note 5}$ 

| Symbol                | Parameters  | Min | Тур | Max | Unit |
|-----------------------|---|-----|-----|-----|------|
| t <sub>pHLD</sub>     | High to Low Differential Propagation Delay                                | 0.3 | 1.0 | 1.5 | ns   |
| t <sub>pLHD</sub>     | Low to High Differential Propagation Delay                                | 0.3 | 1.1 | 1.5 | ns   |
| t <sub>r</sub>        | Rise Time – Transition Low to High  | 0.2 | 0.5 | 1.0 | ns   |
| t <sub>f</sub>        | Fall Time – Transition High to Low  | 0.2 | 0.5 | 1.0 | ns   |
| t <sub>SKD(P)</sub>   | Differential Pulse Skew  t <sub>pHLD</sub> - t <sub>pLHD</sub>   (Note 6) | 0   | 0.1 | 0.7 | ns   |
| t <sub>SKD(PP)1</sub> | Differential Part to Part Skew – (Note 7)                                 | 0   | 0.2 | 1.0 | ns   |
| t <sub>SKD(PP)2</sub> | Differential Part to Part Skew – (Note 8)                                 | 0   | 0.4 | 1.2 | ns   |
| f <sub>MAX</sub>      | Maximum Operating Frequency – (Note 9)                                    | ·   | 250 |     | MHz  |

- 6. |t<sub>PHLD</sub> t<sub>PLHD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- 7. Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>DD</sub> and within 5°C of each other within the operating temperature range.
- Part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD2</sub> is defined as |Max – Min| differential propagation delay.
- 9. f<sub>MAX</sub> Input Conditions: t<sub>f</sub> = t<sub>f</sub> < 1 ns (0% to 100%), Duty Cycle 50%, 0 V to 3 V. f<sub>MAX</sub> Output Conditions: V<sub>OD</sub> > 250 mV, Duty Cycle = 45%/55%

#### PARAMETER MEASUREMENT:




Figure 1. DC Test Circuit for Differential Driver

Figure 2. Full Load DC Test Circuit for Differential Driver




Figure 3. Propagation Delay & Transition Time Test Circuit for Differential Driver




Figure 4. Propagation Delay & Transition Time Waveforms for Differential Driver

**DATE 09 JUN 2021** 



REFERENCE







В

F1 F

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 19894
- CONTROLLING DIMENSION: MILLIMETERS
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.25 PER SIDE. D AND E1 DIMENSIONS ARE DETERMINED AT DATUM D.
- DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL BE O. 08mm TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXIMUM MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL NOT BE LESS THAN 0.07mm.



TOP VIEW




## **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

|     | MILLIMETERS |         |      |  |
|-----|-------------|---------|------|--|
| DIM | MIN.        | N□M.    | MAX. |  |
| Α   | 0.90        | _       | 1.45 |  |
| A1  | 0.00        | _       | 0.15 |  |
| A2  | 0.90        | 1.15    | 1.30 |  |
| b   | 0.30        | _       | 0.50 |  |
| С   | 0.08        | _       | 0.22 |  |
| D   | 2.90 BSC    |         |      |  |
| Ε   | 2.80 BSC    |         |      |  |
| E1  | 1.60 BSC    |         |      |  |
| е   | 0           | .95 BSC |      |  |
| L   | 0.30        | 0.45    | 0.60 |  |
| L1  | 0.60 REF    |         |      |  |
| L2  | 0.25 REF    |         |      |  |
| θ   | 0° 4° 8°    |         |      |  |
| θ1  | 0° 10° 15°  |         |      |  |
| θ2  | 0°          | 10°     | 15°  |  |



#### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the  $\square N$  Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON34320E    | Electronic versions are uncontrolled except when accessed directly from the Document Repositor<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|----------------|---|-------------|--|
| DESCRIPTION:     | SOT-23, 5 LEAD |   | PAGE 1 OF 1 |  |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the