

# TinyLogic UHS D-Type Flip-Flop with Asynchronous Clear NC7SZ175

## Description

The NC7SZ175 is a single positive edge-triggered D-type CMOS Flip-Flop with Asynchronous Clear from onsemi's Ultra High Speed Series of TinyLogic in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65 V to 5.5 V V<sub>CC</sub> range. The inputs and output are high impedance when V<sub>CC</sub> is 0 V. Inputs tolerate voltages up to 5.5 V independent of V<sub>CC</sub> operating voltage. This single flip-flop will store the state of the D input that meets the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. A LOW input to Clear sets the Q output to LOW level. The Clear input is independent of clock.

## Features

- Space Saving SC-88 6-Lead Package
- Ultra Small MicroPak™ Leadless Package
- Ultra High Speed: t<sub>PD</sub> = 2.6 ns Typ into 50 pF at 5 V V<sub>CC</sub>
- High Output Drive: ±24 mA at 3 V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range: 1.65 V to 5.5 V
- Matches the Performance of LCX when Operated at 3.3 V V<sub>CC</sub>
- Power Down High Impedance Inputs / Output
- Overvoltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant






Figure 1. Logic Symbol


## MARKING DIAGRAMS



SIP6 1.45x1.0  
CASE 127EB



SC-88  
CASE 419B-02



- |         |                                     |
|---------|-------------------------------------|
| C4, Z75 | = Specific Device Code              |
| KK      | = 2-Digit Lot Run Traceability Code |
| XY      | = 2-Digit Date Code Format          |
| Z       | = Assembly Plant Code               |
| M       | = Date Code*                        |
| ▪       | = Pb-Free Package                   |

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

## ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

Connection Diagrams




Figure 2. SC70 (Top View)





Figure 4. MicroPak (Top Through View)



AAA represents Product Code Top Mark – see ordering code.  
 NOTE: Orientation of Top Mark determines Pin One location.  
 Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Figure 3. Pin 1 Orientation

PIN DESCRIPTIONS

Pin Name	Description
D	Data Input
CP	Clock Pulse Input
$\bar{C}$	Clear Input
Q	Flip-Flop Output

FUNCTION TABLE

Inputs			Output
CP	D	$\bar{C}$	Q
	L	H	L
	H	H	H
	X	H	Qn
X	X	L	L

H = HIGH Logic Level  
 L = LOW Logic Level

Qn = No Change in Data  
 X = Immaterial

# NC7SZ175

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		-0.5	+6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5	+6.5	V
V <sub>OUT</sub>	DC Output Voltage		-0.5	+6.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < 0 V	-	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < 0 V	-	-50	mA
I <sub>OUT</sub>	DC Output Source / Sink Current		-	±50	mA
I <sub>CC</sub> / I <sub>GND</sub>	DC V <sub>CC</sub> / GND Current		-	±50	mA
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
T <sub>J</sub>	Junction Temperature under Bias		-	150	°C
T <sub>L</sub>	Junction Lead Temperature (Soldering, 10 Seconds)		-	260	°C
P <sub>D</sub>	Power Dissipation in Still Air	SC-88	-	332	mW
		MicroPak-6	-	812	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage Operating		1.65	5.5	V
	Supply Voltage Data Retention		1.5	5.5	
V <sub>IN</sub>	Input Voltage		0	5.5	V
V <sub>OUT</sub>	Output Voltage		0	V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> = 1.8 V, 2.5 V ±0.2 V	0	20	ns/V
		V <sub>CC</sub> = 3.3 V ±0.3 V	0	10	
		V <sub>CC</sub> = 5.5 V ±0.5 V	0	5	
T <sub>A</sub>	Operating Temperature		-40	+85	°C
θ <sub>JA</sub>	Thermal Resistance	SC-88	-	377	°C/W
		MicroPak-6	-	154	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Unused inputs must be held HIGH or LOW. They may not float.

# NC7SZ175

## DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub> (V)	Conditions		T <sub>A</sub> = +25°C			T <sub>A</sub> = -40 to +85°C		Unit
					Min	Typ	Max	Min	Max	
V <sub>IH</sub>	HIGH Level Input Control Voltage	1.65 to 1.95			0.65 V <sub>CC</sub>	-	-	0.65 V <sub>CC</sub>	-	V
		2.3 to 5.5			0.7 V <sub>CC</sub>	-	-	0.7 V <sub>CC</sub>	-	
V <sub>IL</sub>	LOW Level Input Control Voltage	1.65 to 1.95			-	-	0.35 V <sub>CC</sub>	-	0.35 V <sub>CC</sub>	V
		2.3 to 5.5			-	-	0.3 V <sub>CC</sub>	-	0.3 V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Control Output Voltage	1.65	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -100 μA	1.55	1.65	-	1.55	-	V
		1.8			1.7	1.8	-	1.7	-	
		2.3			2.2	2.3	-	2.2	-	
		3.0			2.9	3.0	-	2.9	-	
		4.5			4.4	4.5	-	4.4	-	
		1.65		I <sub>OH</sub> = -4 mA	1.24	1.52	-	1.29	-	
		2.3		I <sub>OH</sub> = -8 mA	1.9	2.15	-	1.9	-	
		3.0		I <sub>OH</sub> = -16 mA	2.4	2.8	-	2.4	-	
		3.0		I <sub>OH</sub> = -24 mA	2.3	2.68	-	2.3	-	
		4.5		I <sub>OH</sub> = -32 mA	3.8	4.2	-	3.8	-	
V <sub>OL</sub>	LOW Level Control Output Voltage	1.65	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 100 μA	-	0.0	0.1	-	0.1	V
		1.8			-	0.0	0.1	-	0.1	
		2.3			-	0.0	0.1	-	0.1	
		3.0			-	0.0	0.1	-	0.1	
		4.5			-	0.0	0.1	-	0.1	
		1.65		I <sub>OL</sub> = 4 mA	-	0.08	0.24	-	0.24	
		2.3		I <sub>OL</sub> = 8 mA	-	0.10	0.3	-	0.3	
		3.0		I <sub>OL</sub> = 16 mA	-	0.15	0.4	-	0.4	
		3.0		I <sub>OL</sub> = 24 mA	-	0.22	0.55	-	0.55	
		4.5		I <sub>OL</sub> = 32 mA	-	0.22	0.55	-	0.55	
I <sub>IN</sub>	Input Leakage Current	1.65 to 5.5	0 ≤ V <sub>IN</sub> ≤ 5.5 V		-	-	±0.1	-	±1.0	μA
I <sub>OFF</sub>	Power Off Leakage Current	0.0	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5 V		-	-	1.0	-	10	μA
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5	V <sub>IN</sub> = 5.5 V, GND		-	-	1.0	-	10.0	μA

# NC7SZ175

## AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40 to +85°C		Unit
				Min	Typ	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency (Figures 5, 8)	1.65	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	-	-	100	-	MHz
		1.8		-	-	-	100	-	
		2.5 ±0.2		-	-	-	125	-	
		3.3 ±0.3		-	-	-	150	-	
		5.0 ±0.5		-	-	-	175	-	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay CP to Q (Figures 5, 7)	1.65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 MΩ	-	9.8	15.0	-	16.5	ns
		1.8		-	6.5	10.0	-	11.0	
		2.5 ±0.2		-	3.8	6.5	-	7.0	
		3.3 ±0.3		-	2.8	4.5	-	5.0	
		5.0 ±0.5		-	2.2	3.5	-	3.8	
		3.3 ±0.3	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	3.4	5.5	-	6.2	
		5.0 ±0.5		-	2.6	4.0	-	4.7	
t <sub>PHL</sub>	Propagation Delay $\bar{C}$ to Q (Figures 5, 7)	1.65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 MΩ	-	9.8	13.5	-	15.0	ns
		1.8		-	6.5	9.0	-	10.0	
		2.5 ±0.2		-	3.8	6.0	-	6.4	
		3.3 ±0.3		-	2.8	4.3	-	4.6	
		5.0 ±0.5		-	2.2	3.2	-	3.5	
		3.3 ±0.3	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	3.4	5.3	-	5.8	
		5.0 ±0.5		-	2.7	4.0	-	4.5	
t <sub>S</sub>	Setup Time, CP to D (Figures 5, 8)	2.5 ±0.2	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	-	-	2.5	-	ns
		3.3 ±0.3		-	-	-	2.0	-	
		5.0 ±0.5		-	-	-	1.5	-	
t <sub>H</sub>	Hold Time, CP to D (Figures 5, 8)	2.5 ±0.2	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	-	-	1.5	-	ns
		3.3 ±0.3		-	-	-	1.5	-	
		5.0 ±0.5		-	-	-	1.5	-	
t <sub>W</sub>	Pulse Width, CP (Figures 5, 8)	2.5 ±0.2	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	-	-	3.0	-	ns
		3.3 ±0.3		-	-	-	2.8	-	
		5.0 ±0.5		-	-	-	2.5	-	
	Pulse Width, $\bar{C}$ (Figures 5, 8)	2.5 ±0.2	Clock HIGH or LOW C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	-	-	3.0	-	ns
		3.3 ±0.3		-	-	-	2.8	-	
		5.0 ±0.5		-	-	-	2.5	-	
t <sub>rec</sub>	Recovery Time, $\bar{C}$ to CP (Figures 5, 8)	2.5 ±0.2	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	-	-	-	1.0	-	ns
		3.3 ±0.3		-	-	-	1.0	-	
		5.0 ±0.5		-	-	-	1.0	-	

# NC7SZ175


## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1\text{ MHz}$ )

Symbol	Parameter	Condition	Typ	Max	Units
$C_{IN}$	Input Capacitance	$V_{CC} = \text{Open}$ , $V_{IN} = 0\text{ V}$ or $V_{CC}$	3	-	pF
$C_{OUT}$	Output Capacitance	$V_{CC} = 3.3\text{ V}$ , $V_{IN} = 0\text{ V}$ or $V_{CC}$	4	-	pF
$C_{PD}$	Power Dissipation Capacitance (Note 2)	$V_{CC} = 3.3\text{ V}$ $V_{CC} = 5.0\text{ V}$	10 12	- -	pF

2.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 6)


$C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC\text{static}})$ .

## AC Loading and Waveforms



$C_L$  includes load and stray capacitance  
Input PRR = 1.0 MHz,  $t_W = 500\text{ ns}$ .

Figure 5. AC Test Circuit



CP Input = AC Waveform;  $t_r = t_f = 1.8\text{ ns}$ ;  
CP Input PRR = 10 MHz; Duty Cycle = 50%  
D Input PRR = 5 MHz; Duty Cycle = 50%.

Figure 6.  $I_{CCD}$  Test Circuit




Figure 7. AC Waveforms




Figure 8. AC Waveforms

## DEVICE ORDERING INFORMATION

Device	Top Mark	Packages	Shipping†
NC7SZ175P6X	Z75	6-Lead SC70, EIAJ SC88, 1.25 mm Wide	3000 / Tape & Reel
NC7SZ175P6X-L22347	Z75	6-Lead SC70, EIAJ SC88, 1.25 mm Wide	3000 / Tape & Reel
NC7SZ175L6X	C4	6-Lead MicroPak, 1.00 mm Wide	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MicroPak is trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS

ON Semiconductor®



SIP6 1.45X1.0  
CASE 127EB  
ISSUE O

DATE 31 AUG 2016



**NOTES:**

1. CONFORMS TO JEDEC STANDARD MO-252 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y14.5M-2009
4. PIN ONE IDENTIFIER IS 2X LENGTH OF ANY OTHER LINE IN THE MARK CODE LAYOUT.

<b>DOCUMENT NUMBER:</b>	<b>98AON13590G</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SIP6 1.45X1.0</b>	<b>PAGE 1 OF 1</b>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE


## PACKAGE DIMENSIONS

ON Semiconductor®




SC-88 (SC-70 6 Lead), 1.25x2  
CASE 419AD-01  
ISSUE A

DATE 07 JUL 2010




TOP VIEW

SYMBOL	MIN	NOM	MAX
A	0.80		1.10
A1	0.00		0.10
A2	0.80		1.00
b	0.15		0.30
c	0.10		0.18
D	1.80	2.00	2.20
E	1.80	2.10	2.40
E1	1.15	1.25	1.35
e	0.65 BSC		
L	0.26	0.36	0.46
L1	0.42 REF		
L2	0.15 BSC		
$\theta$	0°		8°
$\theta_1$	4°		10°



SIDE VIEW



END VIEW

**Notes:**

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-203.

<b>DOCUMENT NUMBER:</b>	<b>98AON34266E</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SC-88 (SC-70 6 LEAD), 1.25X2</b>	<b>PAGE 1 OF 1</b>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



1  
SCALE 2:1

SC-88/SC70-6/SOT-363  
CASE 419B-02  
ISSUE Y

DATE 11 DEC 2012



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
  4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
  5. DATUMS A AND B ARE DETERMINED AT DATUM H.
  6. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
  7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.10	---	---	0.043
A1	0.00	---	0.10	0.000	---	0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
C	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
e	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			0.006 BSC		
aaa	0.15			0.006		
bbb	0.30			0.012		
ccc	0.10			0.004		
ddd	0.10			0.004		

### GENERIC MARKING DIAGRAM\*



XXX = Specific Device Code  
M = Date Code\*  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-88/SC70-6/SOT-363	PAGE 1 OF 2

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**SC-88/SC70-6/SOT-363**  
**CASE 419B-02**  
**ISSUE Y**

DATE 11 DEC 2012

<b>STYLE 1:</b> PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	<b>STYLE 2:</b> CANCELLED	<b>STYLE 3:</b> CANCELLED	<b>STYLE 4:</b> PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	<b>STYLE 5:</b> PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	<b>STYLE 6:</b> PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
<b>STYLE 7:</b> PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	<b>STYLE 8:</b> CANCELLED	<b>STYLE 9:</b> PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	<b>STYLE 10:</b> PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	<b>STYLE 11:</b> PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	<b>STYLE 12:</b> PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
<b>STYLE 13:</b> PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	<b>STYLE 14:</b> PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	<b>STYLE 15:</b> PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1	<b>STYLE 16:</b> PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	<b>STYLE 17:</b> PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	<b>STYLE 18:</b> PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1
<b>STYLE 19:</b> PIN 1. IOUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	<b>STYLE 20:</b> PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	<b>STYLE 21:</b> PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1	<b>STYLE 22:</b> PIN 1. D1 (i) 2. GND 3. D2 (i) 4. D2 (c) 5. VBUS 6. D1 (c)	<b>STYLE 23:</b> PIN 1. Vn 2. CH1 3. Vp 4. N/C 5. CH2 6. N/C	<b>STYLE 24:</b> PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
<b>STYLE 25:</b> PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1	<b>STYLE 26:</b> PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	<b>STYLE 27:</b> PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2	<b>STYLE 28:</b> PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	<b>STYLE 29:</b> PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE/ANODE 6. CATHODE	<b>STYLE 30:</b> PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

<b>DOCUMENT NUMBER:</b>	<b>98ASB42985B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SC-88/SC70-6/SOT-363</b>	<b>PAGE 2 OF 2</b>

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.