TinyLogic UHS Universal Configurable Two-Input Logic Gates

NC7SZ57, NC7SZ58

Description

The NC7SZ57 and NC7SZ58 are universal configurable two-input logic gates. Each device is capable of being configured for 1 of 5 unique two-input logic functions. Any possible two-input combinatorial logic function can be implemented, as shown in the *Function Selection Table*. Device functionality is selected by how the device is wired at the board level. *Figures 4 through 13* illustrate how to connect the NC7SZ57 and NC7SZ58, respectively, for the desired logic function. All inputs have been implemented with hysteresis.

The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad V_{CC} operating range. The device is specified to operate over the 1.65 V to 5.5 V V_{CC} operating range. The input and output are high impedance when V_{CC} is 0 V. Inputs tolerate voltages up to 5.5 V independent of V_{CC} operating range.


Features

- Ultra High-Speed
- Capable of Implementing any Two-Input Logic Functions
- Typical Usage Replaces Two (2) TinyLogic Gate Devices
- Reduces Part Counts in Inventory
- Broad V_{CC} Operating Range: 1.65 V to 5.5 V
- Power Down High Impednce Input / Output
- Over-Voltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



(Note: Microdot may be in either location) *Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.

Pin Configurations





Figure 1. SC70 (Top View)





- AAA represents product code top mark (see <u>Ordering Information</u>).
 Orientation of top mark determines pin one location.
 Reading the top mark left to right, pin one is the lower left pin.



PIN DEFINITIONS

Pin # SC70	Pin # MicroPak	Name	Description
1	1	I ₁	Data Input
2	2	GND	Ground
3	3	I ₀	Data Input
4	4	Y	Output
5	5	V _{CC}	Supply Voltage
6	6	l ₂	Data Input




Figure 3. MicroPak[™] (Top Through View)

FUNCTION TABLE

Inputs		3	NC7SZ57	NC7SZ58
l ₂	I ₁	I ₀	$Y = \overline{(I_0)} \cdot \overline{(I_2)} + (I_1) \cdot (I_2)$	$Y = (I_0) \cdot \overline{(I_2)} + \overline{(I_1)} \cdot (I_2)$
L	L	L	Н	L
L	L	Н	L	н
L	Н	L	Н	L
L	Н	Н	L	Н
Н	L	L	L	н
Н	L	Н	L	н
Н	Н	L	Н	L
Н	Н	Н	Н	L

H = HIGH Logic Level L = LOW Logic Level

FUNCTION SELECTION TABLE

2-Input Logic Function	Device Selection	Connection Configuration
2–Input AND	NC7SZ57	Figure 4
2–Input AND with Inverted Input	NC7SZ58	Figure 10, Figure 11
2-Input AND with Both Inputs Inverted	NC7SZ57	Figure 7
2–Input NAND	NC7SZ58	Figure 9
2-Input NAND with Inverted Input	NC7SZ57	Figure 5, Figure 6
2-Input NAND with Both Inputs Inverted	NC7SZ58	Figure 12
2–Input OR	NC7SZ58	Figure 12
2-Input OR with Inverted Input	NC7SZ57	Figure 5, Figure 6
2-Input OR with Both Inputs Inverted	NC7SZ58	Figure 9
2–Input NOR	NC7SZ57	Figure 7
2-Input NOR with Inverted Input	NC7SZ58	Figure 9, Figure 10
2-Input NOR with Both Inputs Inverted	NC7SZ57	Figure 4
2–Input XOR	NC7SZ58	Figure 13
2–Input XNOR	NC7SZ57	Figure 8

NC7SZ57 Logic Configurations

Figure 4 through Figure 8 show the logical functions that can be implemented using the NC7SZ57. The diagrams show the DeMorgan's equivalent logic duals for a given




Figure 4. 2-Input AND Gate




Figure 6. 2–Input NAND with Inverted B Input

two-input function. The logical implementation is next to the board-level physical implementation of how the pins of the function should be connected.




Figure 5. 2–Input NAND with Inverted A Input




Figure 7. 2-Input NOR Gate




Figure 8. 2–Input XNOR Gate

NC7SZ58 Logic Configurations

Figure 9 through Figure 13 show the logical functions that can be implemented using the NC7SZ58. The diagrams show the DeMorgan's equivalent logic duals for a given




Figure 9. 2-Input NAND Gate




Figure 11. 2-Input AND with Inverted B Input

two-input function. The logical implementation is next to the board-level physical implementation of how the pins of the function should be connected.




Figure 10. 2-Input AND with Inverted A Input




Figure 12. 2-Input OR Gate




Figure 13. 2-Input XOR Gate

ABSOLUTE MAXIMUM RATINGS

Symbol	Param	Min	Мах	Unit	
V _{CC}	Supply Voltage	-0.5	6.5	V	
V _{IN}	DC Input Voltage		-0.5	6.5	V
V _{OUT}	DC Output Voltage		-0.5	6.5	V
I _{IK}	DC Input Diode Current	V _{IN} < 0 V	-	-50	mA
Ι _{ΟΚ}	DC Output Diode Current	V _{OUT} < 0 V	-	-50	mA
I _{OUT}	DC Output Source / Sink Current	-	±50	mA	
$I_{CC} \text{ or } I_{GND}$	DC V _{CC} or Ground Current	-	±50	mA	
T _{STG}	Storage Temperature Range	-65	+150	°C	
TJ	Maximum Junction Temperature	under Bias	-	+150	°C
ΤL	Lead Temperature, Soldering, 10	Seconds	-	+260	°C
PD	Power Dissipation in Still Air	SC70-6	-	332	mW
		MicroPak-6	-	812	
		MicroPak2 [™] -6	-	812	
ESD	Human Body Model, JEDEC: JES	SD22-A114	-	4000	V
	Charge Device Model, JEDEC: JE	ESD22-C101	-	2000	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CC}	Supply Voltage Operating		1.65	5.5	V
	Supply Voltage Data Retention		1.5	5.5	
V _{IN}	Input Voltage		0	5.5	V
V _{OUT}	Output Voltage		0	V _{CC}	V
T _A	Operating Temperature		-40	+85	°C
θ_{JA}	Thermal Resistance	SC70-6	-	377	°C/W
		MicroPak-6	-	154	
		MicroPak2-6	-	154	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTICAL CHARACTERISTICS


					ТТ	A = +25°	C	T _A = −40 to +85°C		
Symbol	Parameter	V _{CC} (V)	Cor	nditions	Min	Тур	Max	Min	Max	Unit
VP	Positive Threshold	1.65			-	0.99	1.40	-	1.40	V
	Voltage	2.30			_	1.39	1.80	-	1.80	
		3.00			_	1.77	2.20	-	2.20	
		4.50			_	2.49	3.10	-	3.10	
		5.50			_	2.95	3.60	-	3.60	
V _N	Negative Threshold	1.65			0.20	0.50	_	0.20	-	V
	Voltage	2.30			0.40	0.75	_	0.40	-	
		3.00			0.60	0.99	_	0.60	-	
		4.50			1.00	1.43	_	1.00	-	
		5.50			1.20	1.70	_	1.20	-	
V _H	Hysteresis Voltage	1.65			0.15	0.48	0.90	0.15	0.90	V
		2.30			0.25	0.64	1.10	0.25	1.10	
		3.00	ŀ		0.40	0.78	1.20	0.40	1.20	-
		4.50			0.60	1.06	1.50	0.60	1.50	
	5.50			0.70	1.25	1.70	0.70	1.70		
V _{OH} HIGH Level Voltage	HIGH Level Output	1.65	V _{IN} = V _{IH} o	or V _{IL}	1.55	1.65	_	1.55	-	V
		2.30	I _{OH} = -100 μA		2.20	2.30	_	2.20	_	
		3.00			2.90	3.00	_	2.90	_	
		4.50			4.40	4.50	_	4.40	_	
		1.65	V _{IN} = V _{IH}	I _{OH} = -4 mA	1.29	1.52	_	1.29	_	
		2.30	$V_{IN} = V_{IH}$ or V_{IL}	I _{OH} = -8 mA	1.90	2.15	_	1.90	_	1
		3.00		I _{OH} = -16 mA	2.40	2.80	_	2.40	-	
		3.00	1	I _{OH} = -24 mA	2.30	2.68	_	2.30	-	-
		4.50		I _{OH} = -32 mA	3.80	4.20	_	3.80	_	
V _{OL}	LOW Level Output	1.65	V _{IN} = V _{IH} o I _{OL} = 100 µ		_	-	0.10	_	0.10	V
02	Voltage	2.30	l _{OL} = 100 μ	ιA	_	_	0.10	_	0.10	
		3.00			_	_	0.10	_	0.10	-
		4.50			_	_	0.10	_	0.10	
		1.65	V _{IN} = V _{IH}	I _{OL} = 4 mA	_	0.08	0.24	_	0.24	
		2.30	$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 8 mA	_	0.10	0.30	_	0.30	
		3.00		I _{OL} = 16 mA	_	0.15	0.40	_	0.40	
		3.00		I _{OL} = 24 mA	_	0.22	0.55	_	0.55	
		4.50	1	I _{OL} = 32 mA	_	0.22	0.55	_	0.55	+
I _{IN}	Input Leakage Current	1.65 to 5.50	V _{IN} = 5.5 \		_	-	±0.1	_	±1.0	μA
I _{OFF}	Power Off Leakage Current	0	V _{IN} or V _{OL}		_	-	1	-	10	μΑ
I _{CC}	Quiescent Supply Current	1.65 to 5.5	V _{IN} = 5.5 \	/, GND	_	-	1	-	10	μΑ

AC ELECTRICAL CHARACTERISTICS

				٦	T _A = +25°C		T _A = -40	to +85°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay In to Y	1.8 ±0.15	C _L = 15 pF,	-	8.0	14.0	-	14.5	ns
	(Figure 14, 16)	2.5 ±0.2	$R_L = 1 M\Omega$	-	4.9	8.0	-	8.5	
		3.3 ±0.3		-	3.7	5.3	-	5.7	
		5.0 ±0.5		-	2.8	4.3	-	4.6	
		3.3 ±0.3	C _L = 50 pF,	-	4.2	6.0	-	6.5	ns
		5.0 ±0.5	$R_L = 500 \Omega$	-	3.4	4.9	-	5.3	
C _{IN}	Input Capacitance	0		-	2	-	-	-	pF
C _{PD}	Power Dissipation Capacitance	3.3	(Note 4)	-	14	-	-	-	pF
	(Figure 15)	5.0	1	-	17	-	-	-	

4. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. *(See Figure 12)* C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} static).

AC Loading and Waveforms




NOTE:

5. C_L includes load and stray capacitance.

6. Input PRR = 1.0 MHz, t_W = 500 ns.





NOTE: 7. Input = AC Waveforms. 8. PRR = Variable; Duty Cycle = 50%.

Figure 15. I_{CCD} Test Circuit




Figure 16. AC Waveforms

ORDERING INFORMATION

Device	Device Top Mark Package		Shipping [†]
NC7SZ57P6X	Z57	6-Lead SC70, EIAJ SC-88, 1.25 mm Wide	3000 / Tape & Reel
NC7SZ57L6X	КК	6-Lead Micropak, 1.0 mm Wide	5000 / Tape & Reel
NC7SZ57FHX	КК	6-Lead, MicroPak2, 1x1 mm Body, .35 mm Pitch	5000 / Tape & Reel
NC7SZ58P6X	Z58	6-Lead SC70, EIAJ SC-88, 1.25 mm Wide	3000 / Tape & Reel
NC7SZ58L6X	LL	6-Lead Micropak, 1.0 mm Wide	5000 / Tape & Reel
NC7SZ58FHX	LL	6-Lead, MicroPak2 , 1x1 mm Body, .35 mm Pitch	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MicroPak and MicroPak2 are trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



SIP6 1.45X1.0 CASE 127EB ISSUE O

DATE 31 AUG 2016



0.043

0.004





- XXX = Specific Device Code

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering

details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42985B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SC-88/SC70-6/SOT-363 PAGE 1 OF 2 ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

DATE 11 DEC 2012


STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED			
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2		
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.