Dual Smart Card Interface IC with SPI Programming Interface

The NCN6804 is a dual interface IC with serial control. It is dedicated for Smart Card/Secure Access Module (SAM) reader/writer applications. It allows the management of two external ISO/EMV cards (Class A, B or C). An SPI bus is used to control and configure the dual interface. The cards are controlled in a multiplexed mode. Two NCN6804 devices (4 smart card interfaces) can share one single control bus thanks to a dedicated hardware address pin (S1).

An accurate protection system guarantees timely and controlled shutdown in the case of external error conditions.

This device is an enhanced version of the NCN6004A, more compact, more flexible and fully compatible with the NCN6001, its single interface counterpart version. It is fully compatible with ISO 7816−3, EMV and GIE−CB standards.

Features

- Dual Smart Card / SAM Interface with SPI Programming Bus
- Fully Compatible with ISO 7816−3, EMV and GIE−CB Standards
- One Protected Bidirectional Buffered I/O Line per Card Port
- Wide Power Supply Voltage Range: $2.7V < V_{\text{DDPA/B}}$ & $V_{\text{DD}} < 5.5V$
- Programmable/Independent CRD_VCC Supply for Each Smart Card
- Multiplexed Mode of Operating
- Handles 1.8 V, 3.0 V and 5.0 V Smart Cards
- Programmable Rise & Fall Card Clock Slopes (Slow & Fast Modes)
- Support up to 40 MHz Clock with Internal Programmable Clock (division ratio 1/1, 1/2, 1/4) Managed Independently for Each Card
- Built−in Programmable CRD_CLK Stop Function handles Low State
- ESD Protection on Card pins (8 kV, Human Body Model)
- Activation / Deactivation built−in Sequencer
- Internal I/O Pull−up Resistor with Resistor Disconnection Option (EN_RPU)
- 4–Wire Series Bus Interface SPI
- OFN32 (5x5 mm²) Package
- This is a Pb−Free Device

Typical Application

- Point Of Sales (POS) and Transaction Terminals
- ATM (Automatic Teller Machine) / Banking Terminal Interfaces
- Set Top Box Decoder and Pay TV

ON Semiconductor®

http://onsemi.com

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Figure 1. Typical Interface Application

Figure 2. NCN6804 Block Diagram

PIN FUNCTION AND DESCRIPTION

PIN FUNCTION AND DESCRIPTION

ATTRIBUTES

1. Human Body Model (HBM), $R = 1500 \Omega$, C = 100 pF.

2. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS (Note 3)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T_A = +25°C.

4. $\rm V_{sup}$ = $\rm V_{DDPA/B}$ = $\rm V_{DDPA}$ and $\rm V_{DDPB}$

POWER SUPPLY SECTION (-40°C to +85°C, unless otherwise noted)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. V_{DD} and V_{sup} have separated pads for noise and EMI immunity improvement – by similarity with the NCN6001 V_{DD} and V_{sup} have to be equal and connected to the same power supply (V_{DD} = V_{sup} = V_{DDPA/B})
6. Ceramic X7R, SMD type capacitors are mandatory to achieve the CRD_VCC ripple specifications. The ceramic capacitor has to be chosen

according to its ESR (very low ESR) and DC bias features. The capacitance value can strongly vary with the DC voltage applied (see Figure 22).

DIGITAL INPUT/OUTPUT SECTION CLK_IN, I/O, CLK_SPI, MOSI, MISO, CS, INT, EN_RPU (−40°C to +85°C)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions are not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

7. Since a 18 k (Typical) pullup resistor is provided by the NCN6804, the external MPU can use an Open Drain connection. On the other hand NMOS smart cards can be used straightforward.

SMART CARD INTERFACE SECTION (-40°C to +85°C temperature range unless otherwise noted) Note: Digital inputs undershoot $\leq 0.30V$ to ground, digital inputs overshoot $< V_{DD} + 0.30V$

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

PROGRAMMING

Write Register - **WRT_REG (Is Low Only)**

Similar to the NCN6001, the NCN6804's WRT_REG register handles 3 command bits [b5:b7] and 5 data bits [b0:b4] as depicted in Tables 1 and [2.](#page-11-0) These bits are concatenated into 1 byte [MSB0,LSB0] in order to accelerate the programming sequence. The register can be updated when \overline{CS} is low only.

The WRT_RGT has been defined to be compatible with the NCN6001 write register.

Table 1. WRT_REG BIT DEFINITIONS

[8](#page-10-0). When operating in Asynchronous mode, b6 is compared with the external voltage level present pin S1 (Pin 1).

[9](#page-10-0). The CRD_RST pin reflects the content of the MOSI WRT_REG [b4] during the chip programming sequence. Since the bit shall be Low to address the chip's internal register, care must be observed as this signal will be immediately transferred to the CRD_RST pin.

Table [1](#page-9-0). WRT_REG BIT DEFINITIONS

8. When operating in Asynchronous mode, b6 is compared with the external voltage level present pin S1 (Pin 1).

9. The CRD_RST pin reflects the content of the MOSI WRT_REG [b4] during the chip programming sequence. Since the bit shall be Low to address the chip's internal register, care must be observed as this signal will be immediately transferred to the CRD_RST pin.

10. Card A: b5 = 0, Card B: b5 = 1, Device # 1: b6 = 0 ⇔ pin S1 connected to GND, Device # 2: b6 = 1 ⇔ pin S1 connected to V_{DD}

11. Address 101 and bits [b0:b4] not documented in the table are not applicable with no effect on the device programming and configuration. The sign X in the table means that either 1 or 0 can be used.

Read Register - **READ_REG**

The READ_REG register (1 byte) contains the data read from the card interface. The selected chip register is transferred to the MISO Pin during the MOSI sequence $(\overline{CS} = Low)$.

Table 3 gives a definition of the bits.

Depending upon the programmed SPI_MODE, the content of READ_REG is transferred on the MISO line

either on the Positive going (SPI_MODE = Special) or upon the Negative going slope (SPI_MODE = Normal) of the CLK_SPI signal.

The external microcontroller shall discard the three high bits since they carry no valid data.

Table 3. MOSI AND MISO BITS IDENTIFICATIONS AND FUNCTIONS

When a command is sent to A for example by selecting the address %000 the corresponding MISO byte has the state of the interface A (Card detectA, b4; I/OA, b3; C4A, b2; C8A, b1; CRD VCCA ok, $b0$) – that is the state loaded while sending the previous MOSI command A or B.

When a command is sent to B for example by selecting the address %001 the corresponding MISO byte has the state of the interface B (Card detectB, b4; I/OB, b3; C4B, b2; C8B, b1; CRD VCCB ok, $b0$) – that is the state loaded while sending the previous MOSI command A or B.

Card A or Card B Selection − Multiplexed Mode

The bit b5 in the MOSI sequence enables the selection of the NCN6804's interface A or B (see Table 2) to the exception of the addresses {100} decoded with no effect on the device and {101} used to program device general configuration. Then:

When $b5 = LOW$ the interface A is selected and the transaction or communication takes place through this interface according to Table 2. The programming applies to Card A only.

When $b5 = HIGH$ the interface B is selected and the transaction or communication takes place through this interface according to Table 1. The programming applies to Card B only.

CRD_VCCA and CRD_CLKA can be maintained applied to card A when the device is switched from A to B. This mode of operating is of course the same when the device is switched from B to A: CRD_VCCB and CRD_CLKB can be maintained applied to card B.

The device configuration is programmed using the address {101} similarly to the NCN6001. In that case, the programming is applied simultaneously to Card A and Card B.

Asynchronous Mode

In this mode, the S1 pin is used to define the physical address (by comparison with the bit b6 (MOSI)) of the interfaces when a bank of up to 2 NCN6804 (total of 4 interfaces) shares the same digital bus.

Synchronous Mode

In this mode, the CLK_IN clock input and the I/O input/output are not used. The clock and the data are provided and transferred through the SPI bus using MOSI and MISO as shown Table [2.](#page-11-0)

When this operating mode is used and if two NCN6804 devices want to be implemented, it is no longer possible to share the same \overline{CS} signal. Consequently in this particular case and when the devices operate in a multiple interface mode a dedicated \overline{CS} signal must be provided to each NCN6804 device.

Since bits [b4 – b0] of the MOSI register contain the smart card data, programming the CRD_VCC output voltage shall be done by sending a previous MOSI message according to Table 2 using the address $[b7, b6, b5] = [0, S1, A/B]$. For example if a synchronous card is used, prior to make a transaction with it, it will be powered−up for example at 5 V by sending the command $\%00000011$ (address S1 = 0 and card A selected).

The CRD RSTA/B pin reflects the content of the MOSI WRT_REG [b4] during the chip programming sequence. Since this bit shall be LOW to address the internal register of the chip, care must be observed as this signal will be immediately transferred tot he CRD_RSTA/B pin.

Startup Default Conditions

At startup, when power supply is turned on, the internal POR (Power On Reset) circuit sets the chip in the default conditions as defined below (Table 4).

CRD DETA/B	Normally Open
CRD VCCA/B	OFF
CRD CLKA/B	tr & $tf = SLOW$
CRD CLKA/B	LOW
Protocol	Special Mode
I/O Pull-up resistor	Connected
	High

Table 4. STARTUP DEFAULT CONDITIONS

Card Detection

The card is detected by the external switch connected to pin 23 for Card B and pin 2 for Card A. The internal circuit provides a positive bias of this pin and the polarity of the insertion/extraction is programmable by the MOSI protocol as depicted Table 2.

The bias current is $1\mu A$ typical and cares must be observed to avoid leakage to ground from this pin to maintain the logic function. In particular, using a low impedance probe (< 1 $M\Omega$) might lead to uncontrolled operation during the debug.

Depending upon the programmed condition, the card can be detected either by a Normally Open (default condition) or a Normally Close switch (see Table 2). On the other hand, the meaning of the feedback message contained in the MISO register bit b4 depends upon the SPI mode of operation as defined here below:

SPI Normal Mode: the MISO bit b4 is High when a card is inserted, whatever be the polarity of the card detect switch.

SPI Special Mode: the MISO bit b4 copies the logic state of the Card detect switch as depicted here below, whatever be the polarity of the switch used to handle the detection:

CRD DETA/B = Low \Rightarrow MISO / b4 = LOW CRD DETA/B = High \Rightarrow MISO / b4 = HIGH

CRD_VCC Operation

The dual NCN6804 interface has 2 built−in DC/DC converters. Each of them can be programmed to provide one of the three possible values, 1.8 V, 3.0 V or 5.0 V, assuming the input voltage VDDPA or B is within the 2.7 V to 5.5 V range. Card A and Card B can be independently powered−up or down. Consequently if necessary for example the device can be switched from card A to card B while the card A power voltage is maintained (this is of course true from A to B or from B to A). CRD_VCCA & B are voltage regulated and protected against overload by a current overload detection system. The DC/DC converter operates as a buck/boost converter. The power conversion mode is automatically switched to handle one of these two modes of operation depending upon the voltage difference between the CRD_VCCA or B and VDDPA or B respectively.

The CRD VCCA or B output current range is given Table 5; these values comply with the smart card ISO7816 standard and related.

Table 5. CRD_VCCA OR B OUTPUT VOLTAGE DEFINITION

Whatever is the CRD_VCCA or B output voltage, a built−in comparator makes sure the voltage is within the ISO7816−3/EMV specifications. If the voltage is no longer within the minimum/maximum values, the DC/DC is switched off, the powerdown sequence takes place and an interrupt is presented at the \overline{INT} Pin 24.

Powerup Sequence

The Powerup Sequence makes sure all the card related signals are Low during the CRD_VCCA/B positive going slope. These lines are validated when CRD VCCA/B is above the minimum voltage specified by the EMV standard depending upon the programmed CRD_VCC A or B value (see CRD_VCC Power Supply section on page NO TAG).

At powerup, the CRD_VCCA/B turn−on time depends upon the current capability of the DC/DC converter associated with the external inductor L and the reservoir capacitor connected across CRD_VCCA or B and GROUND. During this sequence, the average input current is 300 mA typical (see Figure 4), assuming the system is fully loaded during the start up.

Even if enabled by the built−in sequencer the activation sequence is under the control and responsibility of the application software.

On the other hand, at turn off, the CRD_VCCA/B fall time depends upon the external reservoir capacitor and the peak current absorbed by the internal NMOS transistor built across CRD VCCA/B and Ground. These behaviors are depicted Figure 5.

Since these parameters have finite values, depending upon the external constraints, the designer must take care of these limits if the t_{ON} or t_{OFF} provided by the datasheet does not meet his requirements.

Times

Figure 6. Figure 7: Start Up Sequence with ATR.

Powerdown Sequence

The NCN6804 provides an automatic Power Down sequence, according to the ISO7816−3 specifications. When a power down sequence is enabled the communication session terminates immediately. The sequence is launched under a micro−controller decision, when the card is extracted, or when the CRD_VCCA/B voltage is overloaded as described by the ISO/CEI 7816−3 sequence depicted here after (see Figure [8\)](#page-15-0):

 \rightarrow CRD RST is forced to Low

 \rightarrow CRD_CLK is forced to Low, unless it is already in this state

- \rightarrow CRD C4 & CRD C8 are forced to Low
- \rightarrow Then CRD IO is forced to Low
- \rightarrow Finally the CRD VCC supply is powered down

Figure 7. Typical Power Down Sequence (Typical Delay Between Each Signal is 500 ns)

Since the internal digital filter is activated for any card insertion or extraction, the physical power−down sequence will be activated 50 μ s (typical) after the card has been extracted. Of course, such a delay does not exist when the micro−controller intentionally launches the power down.

Data I/O Level Shifter

The level shifter accommodates the voltage difference that might exist between the micro−controller and the smart card. A pulsed accelerator circuit provides the fast positive going transient according to the ISO7816−3 specifications. The basic I/O level shifter is depicted Figure [8.](#page-15-0)

Figure 8. Basic I/O Internal Circuit

The transaction is valid when the Chip Select pin is Low, the I/O signal being Open Drain or Totem Pole on either sides.

Since the device can operate either in a single or a multiple card system provisions have been made to avoid CRD_IOA or B current overload. Depending upon the selected mode of operation (Async. or Sync), the card I/O line is respectively connected to either I/O Pin 25, or to the MOSI register byte bit 2. On the other hand, the logic level present at the card I/O is feedback to the micro−controller via the MISO register bit 3. The logic levels present at Pin 31 (EN_RPU) controls the connection of the internal pullup as depicted Table 6.

NOTE: 18 k Ω typical value

Cout > 30 pF and open−drain)

Interrupt

When the system is powered up, the \overline{INT} Pin is set to HIGH upon Power On Reset (POR) signal. The interrupt Pin 24 is forced LOW when a card is inserted or extracted in either of the external ports, or when a fault is developed across the CRD_VCC output voltage A or B. This signal is neither combined with $\overline{\text{CS}}$ signal, nor with the chip address. The $\overline{\text{INT}}$ signal is clear to HIGH upon one of the conditions Table [7.](#page-16-0)

Table 7. INTERRUPT RESET LOGIC TABLE

In order to know the source of the interrupt (card A or card B), the software has to poll the MISO register by sending a MOSI A command (address $\{b7, b6, b5\} = \{0, X, 0\}$) followed by a MOSI B command (address $\{b7, b6, b5\} = \{0,$ X, 1}) (or conversely). The corresponding MISO content provides the previous state of the interface A or B that is the
 $\begin{array}{ccc}\n\text{To} & \text{I1} & \text{I2} \\
\text{I2} & \text{I3} & \text{I4}\n\end{array}$ information related to the cause of the interrupt. For each case the MISO status obtained will be compared with the MISO state prior to the interrupt. When 2 NCN6804 devices share the same digital SPI bus, it is up to the software to poll the devices using again the MISO register to identify the

Figure 10. Basic Interrupt Function

Table 8. INTERRUPT FUNCTION OPERATION

SPI Port

The product communicates to the external micro controller by means of a serial link using a Synchronous Port Interface protocol, the CLK_SPI being Low or High during the idle state. The NCN6804 is not intended to operate as a Master controller, but executes commands coming from the MPU.

The CLK SPI, \overline{CS} and MOSI signals are under the microcontroller's responsibility. The MISO signal is

generated by the NCN6804, using the CLK_SPI and CS lines to synchronize the bits carried out by the data byte. The basic timings are given in Figure 11 and 12. The system runs with two internal registers associated with MOSI and MISO data:

WRT_REG is a write only register dedicated to the MOSI data.

READ REG is a read only register dedicated to the MISO data.

Figure 11. Basic SPI Timings and Protocol

When the \overline{CS} line is High, no data can be written or read on the SPI port. The two data lines become active when \overline{CS} = Low, the internal shift register is cleared and the communication is synchronized by the negative going edge of the \overline{CS} signal. The data presents on the MOSI line are considered valid on the negative going edge of the CLK_SPI clock and is transferred to the shift register on the next positive edge of the same CLK_SPI clock.

To accommodate the simultaneous MISO transmit, an internal logic identifies the chip address on the fly (reading and decoding the three first bits) and validate the right data present on the line. Consequently, the data format is MSB first to read the first three signal as bits b5, b6 and b7. The chip address is decoded from this logic value and validates the chip according to the S1 pin conditions: see Figure 12.

Figure 12. Chip Address Decoding Protocol and MISO Sequence

When the bit transfer is completed, the content of the internal shift register is latched on the positive going edge of the \overline{CS} signal and the NCN6804 related functions are updated accordingly.

Figure 13. Basic Multi Command SPI Bytes

Since the 2 dual circuits present in the Asynchronous Bank have an individual physical address, the system can control 2 of these chips by sending the data content within the same \overline{CS} frame as depicted in Figure 13. The bits are decoded on the fly and the related sub blocks are updated accordingly. According to the SPI general specification, no code or activity will be transferred to any chip when the $\overline{\text{CS}}$ is High.

When 2 SPI dual bytes are sequentially transferred on the MOSI line, the CLK_SPI sequence must be separated by at least one half positive period of this clock (see td_{clk} parameter).

The oscillograms given Figures 14 and 15 illustrate the SPI communication protocol. **Figure 14. Programming Sequence**

Figure 15. MISO Read Out Sequences

DC/DC Operation

The power conversion is based on a full bridge structure able to handle either step up or step down power supply (see Figure 16). The operation is fully automatic and, beside the output voltage programming, does not need any further adjustment.

In order to achieve the 250 µs maximum time to discharge CRD_VCCA or B to 400 mV called by the EMV specifications, an active pull down NMOS is provided to discharge the external CRD_VCCA/B reservoir capacitor. This timing is guaranteed for a 10μ F maximum load reservoir capacitor value (see Figure [4](#page-13-0)).

The system operates with a two cycle concept (all comments are referenced to Figures 16 and [17\)](#page-20-0):

1. Cycle 1 Q1 and Q4 are switched ON and the inductor L1 is charged by the energy supplied by the external battery. During this phase, the pair Q2/Q3 and the pair Q5/Q6 are switched OFF. The current flowing the two MOSFET Q1 and Q4 is internally monitored and will be switched OFF when the I_{peak} value (depending upon the programmed output voltage value) is reached. At this point, Cycle 1 is completed and Cycle 2 takes place. The ON time is a function of the battery voltage and the value of the inductor network (L

and Zr) connected across pins 10/11. A 4 **_**s timeout structure ensures the system does run in a continuous Cycle 1 loop.

2. Cycle 2 Q2 and Q3 are switched ON and the energy stored into the inductor L1 is dumped into the external load through Q2. During this phase, the pair Q1/Q4 and the pair Q5/Q6 are switched OFF. The current flow period is constant (900 ns typical) and Cycle 1 repeats after this time if the CRD VCC voltage is below the specified value.

When the output voltage reaches the specified value $(1.8 \text{ V}, 3.0 \text{ V} \text{ or } 5.0 \text{ V})$, Q2 and Q3 are switched OFF immediately to avoid over voltage on the output load. In the meantime, the two extra NMOS Q5 and Q6 are switched ON to fully discharge any current stored into the inductor, avoiding ringing and voltage spikes over the system. Figure [17](#page-20-0) illustrates the theoretical waveforms present in the DC/DC converter.

Figure 17. Theoretical DC/DC Operating Waveforms

When the CRD_VCC is programmed to zero volt, or when the card is extracted from the socket, the active pull down Q7 rapidly discharges the output reservoir capacitor, making sure the output voltage is below 0.4 V when the card slides across the ISO contacts.

Based on the experiments carried out during the NCN6804 characterization, the best comprise, at time of printing this document, is to use two 4.7 μ F/10 V/ ceramic/X7R capacitors in parallel to achieve the CRD_VCC filtering. The ESR will not extend 50 m Ω over the temperature range and the combination of standard parts provides an acceptable –20% to +20% tolerance, together with a low cost. Obviously, the capacitor must be SMD type to achieve the extremely low ESR and ESL necessary for this application. Figure 18 illustrates the CRD_VCC ripple observed in the NCN6804 demoboard depending upon the type of capacitor used to filter the output voltage.

Figure 18. Typical CRD_VCC Ripple Voltage (5 V, 3 V and 1.8 V) – cms Capacitor C_{OUT} = 10 μF, 1210, X7R, 16 V

During the operation, the inductor is subject to high peak current as depicted Figure 19 and the magnetic core must sustain this level of current without damage. In particular, the ferrite material shall not be saturated to avoid uncontrolled current spike during the charge up cycle. Moreover, since the DC/DC efficiency depends upon the losses developed into the active and passive components, selecting a low ESR inductor is preferred to reduce these losses to a minimum.

Figure 19. Typical Inductor Current

According to the ISO7816−3 and EMV specifications, it is recommended the interface limits the CRD_VCC output current to 200 mA maximum, under short circuit conditions. The NCN6804 supports such a parameter, the limit being depending upon the input and output voltages as depicted Figure [20.](#page-21-0)

On the other hand, the circuit is designed to make sure no over current exist over the full temperature range. As a matter of fact, the output current limit is reduced when the temperature increases.

DC−TO−DC Converter External PASSIF Component Selection

To be functional the NCN6804's DC−to−DC converters need external passive components carefully selected. The performance and specification compliance of the NCN6804 are guaranteed by the DC/DC converter input capacitor, by the inductor and the reservoir capacitor characteristics. The input capacitor enables the decoupling and filtering of the input power supply voltage (V_{BAT}) and its value has to be high enough to guarantee a good operating stability of the converter. A CMS very low ESR capacitor shall be preferably used with a minimum value of $4.7 \mu F$ recommended, 10 µF will be preferred – this will strongly depend on how the capacitance value varies with the DC voltage applied across the capacitor terminals (see Figure 21). The inductor shall be sized to handle the 500 mA peak current (Min. I_{sat}) flowing during the DC/DC operation and will have to offer a low parasitic series resistor in order to maintain a good efficiency (Ex: Coilcraft, 1008PS−223KLC). The reservoir output capacitor shall be also ceramic surface mount capacitor with very low ESR (lower than 50 m Ω) and good temperature characteristics (X7R type). 10μ F is the recommended capacitance value under 5 V, 3 V and 1.8 V to get the better operating performance with a low CRD_VCC ripple level. The CMS capacitor shall be selected accordingly that is with a capacitance value of 10 μ F covering the range 1.8 V – 5 V (see Figure 21). This value constitutes a good compromise for a good CRD_VCC ripple and CRD_VCC turn-on and turn−off times.

Figure 21. Variation of the Capacitance Value of Different CMS Capacitors with the DC Voltage Applied Across its Terminals

Smart Card Clock Divider

The main purpose of the built in clock generator is three folds:

- 1. Adapts the voltage level shifter to cope with the different voltages that might exist between the MPU and the Smart Card
- 2. Provides a frequency division to adapt the Smart Card operating frequency from the external clock source.
- 3. Controls the clock state according to the smart card specification.

In addition, the NCN6804 adjusts the signal coming from the μ C to get the Duty Cycle window as defined by the ISO7816−3 specification.

The byte content of the SPI port b2 and b3 fulfills the programming functions when \overline{CS} is Low as depicted Figures [22](#page-22-0) and [23.](#page-22-0) The clock input stage (CLOCK_IN) can handle a 40 MHz frequency maximum signal, the divider being capable to provide a 1:4 ratio. Of course, the ratio must be defined by the engineer to cope with the Smart Card considered in a given application and, in any case, the output clock [CRD_CLKA/B] shall be limited to 20 MHz maximum. In order to minimize the dI/dt and dV/dV developed in the CRD_CLKA/B line, the output stage includes a special function to adapt the slope of the clock signal for different applications. This function is programmed by the MOSI register (see Table [2](#page-11-0)) whatever be the clock division.

Figure 22. Typical Clock Divider Synchronization

In order to avoid any duty cycle out of the smart card ISO7816−3 specification, the divider is synchronized by the last flip flop, thus yielding a constant 50% duty cycle, whatever be the divider ratio (see Figure 22). Consequently, the output CRD_CLKA/B frequency division can be delayed by four CLOCK_IN pulses and the micro controller software must take this delay into account prior to launch a new data transaction. On the other hand, the output signal Duty Cycle cannot be guaranteed 50% if the division ratio is 1 and if the input Duty Cycle signal is not within the 46% -56% range.

The input signals CLK IN and MOSI/b3 are automatically routed to the level shifter and control block according to the mode of operation.

The input clock can be divided by $1/1$, $\frac{1}{2}$, or $\frac{1}{4}$, depending upon the specific application, prior to be applied to the smart card driver. On the other hand, the positive and negative going slopes of the output clock (CRD_CLKA/B) can be programmed to optimize the operation of the chip: see Table [2.](#page-11-0) The slope of the output clock can be programmed on the fly, independently of either the CRD_VCCA/B voltage or the operating frequency, but cares must be observed as the CRD_RSTA/B will reflect the logic state present at MOSI / b4 register.

Input Schmitt Triggers

All the Logic Input pins have built in Schmitt trigger circuits to protect the NCN6804 against uncontrolled operation. The typical dynamic characteristics of the related pins are depicted Figure 24.

Figure 24. Typical Schmitt Trigger Characteristic T

Security Features

In order to protect both the interface and the external smart card, the NCN6804 provides security features to prevent irreversible failures as described here after.

Pin Current Limitation: In the case of a short circuit to ground, the current forced by the device is limited to 15 mA for any pins, except CRD_CLK A/B pin which is limited to 70 mA. No feedback is provided to the external MPU.

DC/DC Operation: The internal circuit continuously senses the CRD_VCCA/B voltage; in the case of either over or undervoltage situation it updates the READ_REG register accordingly and forces the $\overline{\text{INT}}$ Pin to Low. This register can be readout by the MPU.

Battery Voltage: Both the Over and Undervoltage are detected by the NCN6804, the READ_REG register being updated accordingly. The external MPU can read the register through the MISO pin to take whatever is appropriate to cope with the situation.

ESD Protection

The NCN6804 dual smart card interface features an HBM ESD voltage protection (JEDEC standard) in excess of 8 kV for all the CRD pins (CRD_IOA/B, CRD_CLKA/B, CRD_RSTA/B, CRD_VCCA/B and GND). CRD_DETA/B have a protection of 4 kV HBM. All the other pins (microcontroller side) sustain at least 2 kV.

These values are guaranteed for the device in its full integrity without considering the external capacitors added to the circuit for a proper operating. Consequently in the operating conditions it is able to sustain much more than 8 kV on its CRD pins making it perfectly protected against electrostatic discharge well over the HBM ESD voltages required by the ISO7816 standard.

Printed Circuit Board Layout

Careful layout routing will be applied to achieve a good and efficient operating of the device in its application environment and to fully exploit its performance. The bypass capacitors have to be connected as close as possible to the device pins (CRD_VCCA/B, VDD or VDDPA/B) in order to reduce as much as possible parasitic behaviors (ripple and noise). It is recommended to use ceramic capacitors (very low ESR).

The exposed pad of the QFN−32 package will be connected to the ground. A relatively large ground plane is recommended. Figure 25 shows a example of PCB device implementation and component routing.

Figure 25. Example of PCB Device Implementation

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particula