Compact Low Power Smart Card Interface IC

The NCN8026A is a compact and cost−effective single SIM & smart card interface IC. It can be used with 1.8 V, 3 V and 5 V IC cards. The card VCC supply is provided by a built−in very low drop out and low noise Regulator. The NCN8026A offers enhanced performances with low VCC output ripple under load−transient conditions, very low shutdown current and 1.8 V−to−5 V logic compatibility.

This device is fully compatible with the ISO 7816−3, EMV 4.2, UICC and related standards including NDS and other STB standards (Nagravision, Irdeto, Conax ..). It satisfies the requirements specifying conditional access into Set−Top−Boxes (STB) or Conditional Access Modules (CAM).

This smart card interface IC is available in a QFN−24 package providing all the industry−standard features usually required for STB smart card interface.

Features

- Single IC Card Interface
- Fully Compatible with ISO 7816−3, EMV4.2, UICC and Related Standards Including NDS and Other STB Standards (Nagravision, Irdeto, Conax...)
- Three Bidirectional Buffered I/O Level Shifters (C4, C7 and C8)
- 1.8 V, 3.0 V or 5.0 V \pm 5 % Regulated Card Power Supply Such as $I_{CC} \le 70$ mA with Low VCC Ripple
- Regulator Power Supply: $V_{\text{DDP}} = 2.7 \text{ V}$ to 5.5 V (@ 1.8 V), 3.0 V to 5.5 V (@ 3.0 V) and 4.85 V to 5.5 V (@ 5.0 V)
- Independent Power Supply range on Controller Interface such as $V_{DD} = 1.6 V$ to 5.5 V
- Handles Class A, B and C Smart Cards
- Short Circuit Protection on all Card Pins
- Support up to 27 MHz input Clock with Internal Division Ratio 1/1, 1/2, 1/4 and 1/8 through CLKDIV1 and CLKDIV2
- HBM ESD Protection on Card Pins up to $+8$ kV (Human Body Model)
- Activation / Deactivation Sequences (ISO7816 Sequencer)
- Fault Protection Mechanisms Enabling Automatic Device Deactivation in Case of Overload, Overheating, Card Take−off or Power Supply Drop−out (OCP, OTP, UVP)

ON Semiconductor®

www.onsemi.com

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [14](#page-13-0) of this data sheet.

- Interrupt Signal INT for Card Presence and Faults
- Chip Select Pin (\overline{CS}) for Dual Card Operating
- External Under−Voltage Lockout Threshold Adjustment on V_{DD} (PORADJ Pin)
- Available in One Package Formats: QFN−24
- These are Pb−Free Devices

Typical Application

- Pay TV, Set Top Box Decoder with Conditional Access and Pay−per−View
- Conditional Access Module (CAM / CAS)
- SIM card interface applications (UICC / USIM)
- Point Of Sales and Transaction Terminals
- Electronic Payment and Identification

Figure 3. NCN8026A Block Diagram (QFN−24 Pin Numbering)

PIN FUNCTION AND DESCRIPTION

PIN FUNCTION AND DESCRIPTION

ATTRIBUTES

1. Human Body Model (HBM), $R = 1500 \Omega$, C = 100 pF.

2. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS (Note 3)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T_A = +25°C.

POWER SUPPLY SECTION (V_{DD} = 3.3 V; V_{DDP} = 5 V; T_{amb} = 25°C; F_{CLKIN} = 5 MHz)

4. Guaranteed by design and characterization.

5. These values take into account the tolerance of the cms capacitor used. CMS capacitor very low ESR (< 100 m Ω , X5R / X7R).

6. Guaranteed by design and characterization.

7. Guaranteed by design and characterization.

POWER SUPPLY

The NCN8026A smart card interface has two power supplies: V_{DD} and V_{DDP} .

V_{DD} is common to the system controller and the interface. The applied V_{DD} range can go from 1.6 V up to 5.5 V. If V_{DD} goes below 1.45 V typical (UVLO_{VDD}) a power-down sequence is automatically performed. In that case the interrupt (\overline{INT}) pin is set Low.

A Low Drop−Out (LDO) and low noise regulator is used to provide the 1.8 V, 3 V or 5 V power supply voltage (CVCC) to the card. V_{DDP} is the LDO's input voltage. CVCC is the LDO output. The typical distributed reservoir output capacitor connected to CVCC is 100 nF + 220 nF. The capacitor of 100 nF is connected as close as possible to the CVCC's pin and the 220 nF one as close as possible to the card connector C1 pin. Both feature very low ESR values (lower than 50 m Ω). The decoupling capacitors on V_{DD} and V_{DDP} respectively 100 nF and 10 μ F + 100 nF have also to be connected close to the respective IC pins.

The CVCC pin can source up to 70 mA at 1.8 V, 3 V and 5 V continuously over the V_{DDP} range (see corresponding specification table), the absolute maximum current being internally limited below 150 mA (Typical at 120 mA).

The card V_{CC} voltage (CVCC) can be programmed with the pins VSEL0 and VSEL1 and according to the below table:

Table 1. CVCC PROGRAMMING

VSEL0 can be used to select the CVCC programming mode which can be $5V/\overline{3V}$ (VSEL0 connected to Ground) or $1.8\sqrt{3V}$ (VSEL0 connected to V_{DD}). VSEL0 and

VSEL1 are usually programmed before activating the smart card interface that is when CMDVCC is High.

There's no specific sequence for applying V_{DD} or V_{DDP} . They can be applied to the interface in any sequence. After powering the device \overline{INT} pin remains Low until a card is inserted.

SUPPLY VOLTAGE MONITORING

The supply voltage monitoring block includes the Power−On Reset (POR) circuitry and the under−voltage lockout (UVLO) detection (V_{DD} voltage dropout detection). PORADJ pin allows the user, according to the considered application, to adjust the V_{DD} UVLO threshold. If not used PORADJ pin is connected to Ground (recommended even if it may be left unconnected).

The input supply voltage is continuously monitored to prevent under voltage operation. At power up, the system initializes the internal logic during POR timing and no further signal can be provided or supported during this period.

The system is ready to operate when the input voltage has reached the minimum V_{DD} . Considering this, the NCN8026A will detect an Under−Voltage situation when the input supply voltage will drop below 1.45 V typical. When V_{DD} goes down below the UVLO falling threshold a deactivation sequence is performed.

The device is inactive during power−on and power−off of the V_{DD} supply (8 ms reset pulse).

PORADJ pin is used to modify the UVLO threshold according to the below relationship considering an external resistor divider R1 / R2 (see block diagram Figure [1](#page-1-0)):

$$
UVLO = \frac{R1 + R2}{R2}V_{POR}
$$
 (eq. 1)

If PORADJ is connected to Ground the V_{DD} UVLO threshold (V_{DD} falling) is typically 1.45 V. In some cases it can be interesting to adjust this threshold at a higher value and by the way increase the V_{DD} supply dropout detection level which enables a deactivation sequence if the V_{DD} voltage is too low.

For example, there are microcontrollers for which the minimum supply voltage insuring a correct operating is higher than 1.45 V; increasing $UVLO_{VDD}$ (V_{DD} falling) is consequently necessary. Considering for instance a resistor bridge with R1 = 56 k Ω , R2 = 42 k Ω and V_{POR-} = 1.22 V typical the V_{DD} dropout detection level can be increased up to:

$$
UVLO = \frac{56k + 42k}{42k}V_{POR-} = 2.85 V
$$
 (eq. 2)

CLOCK DIVIDER:

The input clock can be divided by 1/1, 1/2, 1/4, or 1/8, depending upon the specific application, prior to be applied to the smart card driver. These division ratios are programmed using pins CLKDIV1 and CLKDIV2 (see Table 2). The input clock is provided externally to pin CLKIN.

Table 2. CLOCK FREQUENCY PROGRAMMING

| CLKDIV1 | CLKDIV2 | F _{CCLK} |
|----------------|----------------|-------------------|
| | | CLKIN/8 |
| | | CKLKIN / 4 |
| | | CLKIN |
| | | CLKIN / 2 |

The clock input stage (CLKIN) can handle a 27 MHz maximum frequency signal. Of course, the ratio must be defined by the user to cope with Smart Card considered in a given application

In order to avoid any duty cycle out of the 45% / 55% range specification, the divider is synchronized by the last flip flop, thus yielding a constant 50% duty cycle, whatever be the divider ratio 1/2, 1/4 or 1/8. On the other hand, the output signal Duty Cycle cannot be guaranteed 50% if the division ratio is 1 and if the input Duty Cycle signal is not within the 46% – 56% range at the CLKIN input.

When the signal applied to CLKIN is coming from the external controller, the clock will be applied to the card under the control of the microcontroller or similar device after the activation sequence has been completed.

DATA I/O, AUX1 and AUX2 LEVEL SHIFTERS

The three bidirectional level shifters I/O, AUX1 and AUX2 adapt the voltage difference that might exist between the micro−controller and the smart card. These three channels are identical. The first side of the bidirectional level shifter dropping Low (falling edge) becomes the driver side until the level shifter enters again in the idle state pulling High CI/O and I/Ouc.

Passive 11 k Ω pull–up resistors have been internally integrated on each terminal of the bidirectional channel. In addition with these pull−up resistors, an active pull−up circuit provides a fast charge of the stray capacitance.

While CVCC is enabled, the current to and from the card I/O lines is limited internally to 15 mA and the maximum guaranteed frequency on these lines is 1 MHz. If required, an external series resistor up to 350 Ω can be added to limit the CI/O pin current when CVCC is off, as shown by resistor R3 in the application block diagram in Figure [1.](#page-1-0)

POWER−UP AND STANDBY MODE

After a Power−on reset, the circuit enters the standby mode. A minimum number of circuits are active while waiting for the microcontroller to start a session:

- − All card contacts are inactive
- − Pins I/Ouc, AUX1uc and AUX2uc are pulled−up to V_{DD} with an active pull–up circuit
- − Card pins are inactive and pulled Low
- − Supply Voltage monitoring is active

INITIALIZATION SEQUENCE

If the CVCC output is not enabled following the NCN8026A power up, a CVCC initialization is recommended. For this initialization process, the PRES or PRES pin can be activated by a card or the microcontroller. Toggle CMDVCC from high to low to then enable CVCC. After 10 ms, the $\overline{\text{CMDVCC}}$ pin can be set to high to return to the standby mode. If using a microcontroller to activate PRES or \overline{PRES} pin, the microcontroller output can be set to high impedance. This initialization process is only needed upon NCN8026A power up.

SMART CARD POWER−UP

In the standby mode the microcontroller can check the presence of a card using the signals \overline{INT} and \overline{CMDVCC} as shown in Table 3:

| NT | CMDVCC | State |
|-------------|---------------|------------------|
| HIGH | HIGH | Card present |
| OW | HIGH | Card not present |

Table 3. CARD PRESENCE STATE

If a card is detected present (PRES or PRES active) the controller can start a card session by pulling CMDVCC Low. Card activation is run (t0, Figure [5](#page-10-0)). This Power−Up Sequence makes sure all the card related signals are LOW during the CVCC positive going slope. These lines are validated when CVCC is stable and above the minimum voltage specified. When the CVCC voltage reaches the programmed value (1.8 V, 3.0 V or 5.0 V), the circuit activates the card signals according to the following sequence (Figure [5\)](#page-10-0):

- − CVCC is powered−up at its nominal value (t1)
- $-$ I/O, AUX1 and AUX2 lines are activated (t2 \sim 10 µs)
- − Then Clock is activated and the clock signal is applied to the card (typically 2 μ s after I/Os lines) (t3)
- $-$ Finally the Reset level shifter is enabled (typically 2 μ s) after clock channel) (t4)

The clock can also be applied to the card using a **RSTIN mode** allowing controlling the clock starting by setting RSTIN Low (Figure 4). Before running the activation sequence, that is before setting Low CMDVCC RSTIN is set High. The following sequence is applied:

- − The Smart Card Interface is enable by setting CMDVCC LOW (RSTIN is High).
- $-$ Between t2 (Figure 4) and t5 = 240 µs, RSTIN is reset to LOW and CCLK will start precisely at this moment allowing a precise count of clock cycles before toggling CRST Low to High for ATR (Answer To Reset) request.
- $-$ CRST remains LOW until 240 µs; after t5 = 240 µs CRST is enabled and is the copy of RSTIN which has no more control on the clock.

If controlling the clock with RSTIN is not necessary (**Normal Mode**), then CMDVCC can be set LOW with RSTIN LOW. In that case, CLK will start minimum $2 \mu s$ after the transition on I/O (Figure 5), and to obtain an ATR, CRST can be set High by RSTIN also about $2 \mu s$ after the clock channel activation (T_{act}) .

The internal activation sequence activates the different channels according to a specific hardware built−in sequencing internally defined but at the end the actual activation sequencing is the responsibility of the application software and can be redefined by the micro−controller to comply with the different standards and the different ways the standards manage this activation (for example light differences exist between the EMV and the ISO7816 standards).

Figure 4. Activation Sequence − RSTIN Mode (RSTIN Starting High)

Figure 5. Activation Sequence − Normal Mode

SMART CARD POWER−DOWN

When the communication session is completed the NCN8026A runs a deactivation sequence by setting High CMDVCC. The below power down sequence is executed:

- − CRST is forced to Low
- − CCLK is set Low 12 µs after CRST.
- − CI/O, CAUX1 and CAUX2 are pulled Low
- − Finally CVCC supply can be shut−off.

Figure 6. Deactivation Sequence

FAULT DETECTION

In order to protect both the interface and the external smart card, the NCN8026A provides security features to prevent failures or damages as depicted here after.

- − Card extraction detection
- − V_{DD} under voltage detection
- − Short−circuit or overload on CVCC
- − DC/DC operation: the internal circuit continuously senses the CVCC voltage (in the case of either over or under voltage situation).
- − DC/DC operation: under–voltage detection on V_{DDP} − Overheating
- − Card pin current limitation: in the case of a short circuit to ground. No feedback is provided to the external MPU.

Figure 7. Fault Detection and Interrupt Management

Interrupt Pin Management:

A card session is opened by toggling CMDVCC High to Low.

Before a card session, CMDVCC is supposed to be in a High position. \overline{INT} is Low if no card is present in the card connector (Normally open or normally closed type). \overline{INT} is High if a card is present. If a card is inserted $(\overline{INT} = High)$ and if V_{DD} drops below the UVLO threshold then \overline{INT} pin drops Low immediately. It switches High when V_{DD} increases again over the UVLO limit (including hysteresis), a card being still present.

During a card session, CMDVCC is Low and INT pin goes Low when a fault is detected. In that case a deactivation is immediately and automatically performed (see Figure 6). When the microcontroller resets CMDVCC to High it can sense the INT level again after having got completed the deactivation.

As illustrated by Figure 7 the device has a debounce timer of 8 ms typical duration. When a card is inserted, output $\overline{\text{INT}}$ goes High only at the end of the debounce time. When the card is removed a deactivation sequence is automatically and immediately performed and INT goes Low.

MULTIPLE CARD OPERATION

The chip select (\overline{CS}) feature of the NCN8026A allows the microcontroller to communicate with multiple smart cards, reducing the number of pins used on the microcontroller. For this feature to work, all cards in the system must be present and active at all times (CVCC enabled). When CVCC is deactivated, low impedance active pull−up circuits are enabled on I/Ouc, AUX1uc, and AUX2uc. If any of these pins are shared in a multiple card system, the active pull up circuit can prevent the pin from reaching low logic voltage levels.

Enable CVCC on all cards by toggling CMDVCC from high to low on all devices. The \overline{CS} pin is used to enable and disable communication with the smart card without disabling CVCC. When the $\overline{\text{CS}}$ pin is logic high, CMDVCC, VSEL0, VSEL1, CLKDIV1, CLKDIV2, and RSTIN become latched internally in the NCN8026A device. Use the \overline{CS} pin to control communication between specific smart cards.

If I/Ouc and AUXuc pins of multiple NCN8026A devices are connected commonly to the microcontroller, each NCN8026A's CMDVCC should be set low to avoid bus collision on I/Ouc, AUX1uc, and AUX2uc. If disabling CVCC on any cards not in use, add a disconnecting function such as an analog switch on the I/Ouc, AUX1uc, and AUX2uc pins on that device.

WHEN CARD IS NOT IN USE

When the NCN8026A is powered on, CVCC is off. Upon power on, I/Ouc, AUX1uc, and AUX2uc pins are driven high with a low impedance active pull−up circuit sourcing about 25 mA. The microcontroller's I/O pins should be set to a high impedance or input state during this time.

When CMDVCC is switched from high to low, CVCC turns on. I/Ouc, AUX1uc, and AUX2uc are not driven by the active pull−up circuit when CVCC is enabled and the high−impedance pull−up resistor dominates.

When CMDVCC is switched from low to high, CVCC turns off. The I/Ouc, AUX1uc, and AUX2uc pins are driven high again with a low impedance active pull−up circuit sourcing about 25 mA. The microcontroller's I/O pins should be set to a high impedance or input state during this time.

ESD PROTECTION

The NCN8026A includes devices to protect the pins against the ESD spike voltages. To cope with the different ESD voltages developed across these pins, the built in structures have been designed to handle either 2 kV, when related to the micro controller side, or 8 kV when connected with the external contacts (HBM model). Practically, the CRST, CCLK, CI/O, CAUX1, CAUX2, PRES and PRES pins can sustain 8 kV. The CVCC pin has the same ESD protection and can source up to 70 mA continuously, the absolute maximum current being internally limited with a max at 150 mA. The CVCC current limit depends on V_{DDP} and CVCC.

APPLICATION SCHEMATIC

Figure 8. Application Schematic

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

rights of others.