# High-Voltage Switcher with Linearly Regulated Output

# NCP10970

The NCP10970 includes a high−voltage switcher, linear regulator and a dedicated comparator circuitry. The switcher is suitable for building output voltage up to 16 V (adjustable by resistor divider on FB pin) protected against short−circuit. Dedicated internal circuitry prevents continuous conduction mode (CCM) operation improves the surge robustness, efficiency and EMI. In no−load/light−load conditions, the part enters skip cycle operation and ensures low standby power consumption.

A proprietary technique ensures high efficiency in the down−conversion process from output switcher voltage rail to raw sub voltage rail supplying a linear regulator.

A dedicated comparator circuitry provides a means to instruct the control section that an over−temperature point has been reached. The comparator input is biased by a precise constant current source and output is an open−drain type.

To ensure the very low no−load standby power, the device is equipped with a very effective standby mode with a low wake−up time for return to the normal operation mode.

### **Features**

- Built–in 670 V, 18 Ω R<sub>DS(on)</sub> Lateral MOSFET
- High−voltage Start−up Current Source
- Fixed−frequency DCM Current−mode Control Scheme
- End of Demagnetization Detection Ensures DCM Operation only
- Short−circuit Protected Switcher Output with Auto−recovery Function
- 4 ms Soft Start
- Internal Linear Regulator with Short−circuit Protected Output
- Internal Comparator with Open Drain Output
- Internal Thermal Shutdown
- 16−pin SO Package with Creepage Distance
- These are Pb−Free Devices

# **Typical Applications**

- Power Management for Smart Lighting Application
- Power Management for White Goods, IoT Application, etc.



**SOIC−16 NB, LESS PIN 15 CASE 752AC**



1097xyy = Specific Device Code  $(x = 0, yy = A1, B1)$ 

- A = Assembly Location
- $WL = Water Lot$
- $Y = Year$
- WW = Work Week
- G = Pb−Free Package

# **PIN CONNECTIONS**



# **ORDERING INFORMATION**

See detailed ordering and shipping information on page [22](#page-21-0) of this data sheet.



### **Figure 1. Application Schematic**

# **PIN FUNCTION DESCRIPTION**





**Figure 2. Simplified Block Diagram**

### **MAXIMUM RATINGS**





#### **COMMON PARAMETERS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series incorporates ESD protection and is tested by the following methods:

- ESD Human Body Model tested per JEDEC Standard JESD22−A114F
- ESD Charged−Device Model tested per JEDEC Standard JESD22−C101F
- Latch−up protection and exceeds 100 mA per JEDEC standard JESD78

### **THERMAL CHARACTERISTICS**

 $t_r$  Turn−on time (90% – 10%)



### **ELECTRICAL CHARACTERISTICS − HIGH−VOLTAGE SWITCHER**

(V<sub>CC</sub> = V<sub>CCLV</sub> = 12 V unless otherwise noted, for typical values T<sub>J</sub> = 25°C, for min/max values T<sub>J</sub> = −40°C to 125°C)



 $R_L = 50 \Omega$ , V<sub>DS</sub> set for I<sub>drain</sub> = 0.7 x I<sub>PK</sub>  $\begin{vmatrix} - & 35 & - & \end{vmatrix}$  - ns

### **ELECTRICAL CHARACTERISTICS − HIGH−VOLTAGE SWITCHER** (continued)

(V<sub>CC</sub> = V<sub>CCLV</sub> = 12 V unless otherwise noted, for typical values T<sub>J</sub> = 25°C, for min/max values T<sub>J</sub> = −40°C to 125°C)



### <span id="page-5-0"></span>**ELECTRICAL CHARACTERISTICS − HIGH−VOLTAGE SWITCHER** (continued)

(V<sub>CC</sub> = V<sub>CCLV</sub> = 12 V unless otherwise noted, for typical values T<sub>J</sub> = 25°C, for min/max values T<sub>J</sub> = −40°C to 125°C)



#### **TEMPERATURE MANAGEMENT**



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. There is no compensation ramp in this switcher as CCM operation is prevented by the demagnetization detector.

3. Oscillator frequency is measured with grounded DMG pin. The frequency  $f_{\rm OSC}$  doesn't have to be observed in application due to active Demagnetization Detection Block.

### **ELECTRICAL CHARACTERISTICS − LOW VOLTAGE SECTION**

(V<sub>CC</sub> = V<sub>CCLV</sub> = 12 V unless otherwise noted, for typical values T<sub>J</sub> = 25°C, for min/max values T<sub>J</sub> = −40°C to 125°C)





### **RAW VOLTAGE GENERTION**



### **ELECTRICAL CHARACTERISTICS − LOW VOLTAGE SECTION** (continued)

(V<sub>CC</sub> = V<sub>CCLV</sub> = 12 V unless otherwise noted, for typical values T<sub>J</sub> = 25°C, for min/max values T<sub>J</sub> = −40°C to 125°C)





Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The accuracy of output voltage is guaranteed up to output current value specified by  $I_{LDOOUT(max)}$ . For higher output current value, the accuracy can be improved by using a higher capacitances  $\rm C_{\rm {RAW}}\!/\rm C_{\rm \rm {OUT}}$ 

5. The output voltage V<sub>LDOOUT</sub> of LDO is guaranteed for 25°C only. The temperature dependency graph shows the temperature dependency<br>for –40°C to 125°C.

# **TYPICAL CHARACTERISTICS − HIGH VOLTAGE SWITCHER**





Figure 5. V<sub>CC(off)</sub> vs. Temperature **Figure 6. ICC<sub>1</sub> vs. Temperature** 



Figure 7. I<sub>CCskip</sub> vs. Temperature **Figure 8. R** Equre 8. R<sub>DS(on)</sub> vs. Temperature



Figure 3. V<sub>CC(on)</sub> vs. Temperature **Figure 4. V<sub>CC(min)</sub> vs. Temperature** 





# **TYPICAL CHARACTERISTICS − HIGH VOLTAGE SWITCHER**

<span id="page-8-0"></span>

Figure 9. Breakdown voltage vs. Temperature **Figure 10. IDSS**(off) vs. Temperature









Figure 11. I<sub>PK</sub> vs. Temperature **Figure 12. I<sub>Freeze</sub> vs. Temperature** 



Figure 13. I<sub>start1</sub> vs. Temperature **Figure 14. V<sub>HV(min)</sub> vs. Temperature** 

# **TYPICAL CHARACTERISTICS − LOW VOLTAGE SECTION**







Figure 15. I<sub>CCLV1</sub> vs. Temperature **Figure 16. V<sub>CCLV(on)</sub> vs. Temperature** 



Figure 17. R<sub>DS(on),INT</sub> vs. Temperature **Figure 18. R**<sub>DS(on), VCCLV</sub> vs. Temperature

# **TYPICAL CHARACTERISTICS − RAW VOLTAGE GENERATION FOR A1 VERSION (3.3 V OUTPUT)**





Figure 21. V<sub>SW(INT),L</sub> vs. Temperature **Figure 22. V<sub>SW(INT),H</sub> vs. Temperature** 



Figure 19. V<sub>SW(VCCLV),L</sub> vs. Temperature Figure 20. V<sub>SW(VCCLV),H</sub> vs. Temperature



# **TYPICAL CHARACTERISTICS − RAW VOLTAGE GENERATION FOR B1 VERSION (5 V OUTPUT)**





Figure 25. V<sub>SW(INT),L</sub> vs. Temperature **Figure 26. V<sub>SW(INT),H</sub> vs. Temperature** 



Figure 23. V<sub>SW(VCCLV),L</sub> vs. Temperature Figure 24. V<sub>SW(VCCLV),H</sub> vs. Temperature



# **TYPICAL CHARACTERISTICS − LOW DROPOUT REGULATOR**

<span id="page-12-0"></span>



Figure 29. V<sub>LDOOUT</sub> vs. Temperature (B Version) Figure 30. V<sub>DO</sub> vs. Temperature



Figure 31. PSRR vs. Frequency **Figure 32. Noise vs. Frequency** 



Figure 27. I<sub>CL</sub> vs. Temperature **Figure 28. V<sub>LDOOUT</sub> vs. Temperature (A Version)** 





# **TYPICAL CHARACTERISTICS − COMPARATOR**







Figure 37. I<sub>ref1</sub> vs. Temperature **Figure 38. t<sub>del</sub> vs. Temperature** 



Figure 33. V<sub>CMP(on)</sub> vs. Temperature **Figure 34. V<sub>CMP(Hyst)</sub> vs. Temperature** 



Figure 35. V<sub>stop</sub> vs. Temperature **Figure 36. V<sub>restart</sub> vs. Temperature** 



### **APPLICATIONS INFORMATION**

This NCP10970 integrated circuit associates a high−voltage switcher configured to drive a buck topology with a low−voltage die hosting a linear regulator and dedicated comparator circuitry. The buck circuit delivers output voltage up to 16 V (adjustable by resistor divider on FB pin) from universal mains input and using a proprietary downstream converter technique creates 3.3 V or 5 V in an effective way.

*Current−mode operation with detection end of demagnetization:* the high−voltage switcher uses fixed−frequency current−mode control architecture. A dedicated pin DMG permanently monitors the magnetic activity in the inductor and prevents from entering the continuous conduction mode (CCM). The DMG pin has to be connected through proper resistor value to the end of the inductor.

*670 V MOSFET:* the switcher contains a high−voltage low−power MOSFET with a 18  $\Omega R_\text{DS(on)} @ T_\text{J} = 25^\circ \text{C}$ . The dissipated heat of the power transistor is conducted out through the SOURCE pin.

*Dynamic Self−Supply* contains an internal high−voltage start−up current source. This device can be used in applications in which no auxiliary winding provides a supply voltage or in application with low output voltage, for example 5 V. For power dissipation concerns but also for best stand−by power performance, we recommend to disable DSS operation by providing a self−supply to the switcher.

*Short circuit protection* is permanently monitoring the COMP pin activity. The controller is able to detect the short−circuit condition and immediately reduce the output power for a total system protection. A fault timer is started as soon as the COMP current is below a threshold, *I*COMPfault, which indicates the maximum peak current. If the fault is still present at the end of this timer, then the device enters a safe, auto−recovery burst mode, affected by a fixed timer recurrence,  $t_{\text{recovery}}$ . Once the short has disappeared, the controller resumes operations.

*Built−in V<sub>CC</sub>* Over Voltage Protection is monitoring the voltage on the VCC pin. When the voltage exceeds a level of  $V_{\text{OVP}}$  (18 V typically), the controller immediately stops switching and waits for a time period given by a *t*recovery before attempting to restart. If the fault is gone, the controller resumes operation. If the fault is still there, the controller is again in protection mode and waits another time period *t*recovery before attempting to restart.

*Soft−Start:* a 4 ms soft−start ramp ensures a smooth startup sequence and reduces output overshoots.

*Current control* ensures a good efficiency for changing output power demands. The controller observes the COMP

pin and control the current peak value. The switching frequency is setup to its maximum and keep based on the load condition by DMG control.

*Skip operation* ensures a good efficiency when the output power demand diminishes. By skipping un−needed switching cycles, the NCP10970 drastically reduces the power wasted during light load conditions.

*Integrated linear regulator* provides a 3.3 V or 5 V (based on chosen version) of output voltage on short−circuit protected output. Supplied by a raw dc voltage derived from the high−voltage buck in a proprietary way, it maintains a good efficiency while offering low quiescent current.

*Comparator* circuitry can be used for over−temperature detection. The input pin of comparator – CMPIN pin – is permanently biased by a precise constant current source. By connecting a pull−down PTC thermistor to this pin, the circuit can deliver a low signal in case a temperature runaway is sensed. The low signal is present on output pin of comparator – CMPOUT pin – that is an open drain type.

*Standby circuit* affects the speed of the Comparator  $t_{\text{del}}$ and also the current consumption of the Low Voltage part – *I*CCLV<sub>1</sub> vs *I*<sub>CCLV4</sub>. If the STBY pin is suddenly grounded (or after startup of the IC), the IC goes to the standby mode after 20 ms. When the IC is in standby mode and STBY pin goes to High State (>3 V on pin, pin max rating is 5.5 V), the IC goes to active mode after 4  $\mu$ s max – it is called as wake–up time from standby mode to active mode.

#### **Start−up Sequence of Switcher**

During start−up sequence of NCP10970, the supply voltage for switcher (VCC pin) is created by an internal high−voltage start−up current source. This startup−up current source can be used as a DSS (Dynamic self−supply) in case that supply voltage is not present or doesn't reach the necessary voltage value.

The internal HV start−up current source is active when the voltage on DRAIN pin is above *V*<sub>HV(min)</sub> level. This start–up current source can charges up the *C*<sub>VCC</sub> capacitor connected to VCC pin by typical current value *I*<sub>start1</sub>. In case of damaged or missing  $C_{VCC}$  capacitor, the device is protected against self−destruction by limiting the start−up current to  $I_{\text{start2}}$  value till the voltage on VCC pin is higher than  $V_{\text{CC}(th)}$ value. If the VCC voltage touches the  $V_{\text{CC(on)}}$  level, the current source is turned off and the internal DRV pulses of switcher transistor are authorized. If the VCC voltage decreases below the  $V_{\text{CC}(min)}$  level, the current source is turned on again till the VCC voltage increase to  $V_{\text{CC(on)}}$ level, than the current source is turned off again. Figure [39](#page-15-0) shows the internal start−up logic for control the high−voltage start−up current source.

<span id="page-15-0"></span>

**Figure 39. Internal Control Logic of HV Start−up Current Source**

### **Soft−start**

The NCP10970 features 4 ms soft−start ramp which reduces the power−on stress but also contributes to lower overshoot of output voltage. Figure 40 shows a typical

operating waveform. Soft−start ramp is applied during first start of application and upon every restart, i.e. auto−recovery restart of application after fault state.



**Figure 40. The 4 ms Soft−start Ramp during Start−up Sequence**

### **Demagnetization Detection**

To avoid the CCM operation during heavy load conditions, the switcher in NCP10970 is equipped by demagnetization detection block.

Demagnetization detection block affects the switching frequency of the switcher as it shown in [Figure 41.](#page-16-0) Switching frequency is determined by a frequency oscillator when on−time plus off−time are shorter than switching period time. Otherwise, the switcher is forced to wait for the end of the inductor demagnetization although the end of the

switching period came as first. Therefore, the demagnetization detection block doesn't authorize new switching cycle till the inductor demagnetization phase is not finished.

The end of demagnetization is sensed by threshold voltage level *V*<sub>DMG(th)</sub> which is valid for decreasing voltage. The new DRV pulse is present after propagation delay *t*<sub>dem</sub> of the demagnetization detection block. The unwanted demagnetization detection block. demagnetization detection is secured by a hysteresis on demagnetization threshold level and blanking time.

<span id="page-16-0"></span>

**Figure 41. Switching Waveforms with Demagnetization Detection during Light and Heavy Load Operation**

Recommended connection of DMG pin shows Figure 42. External resistor  $R_1$  and internal resistor  $R_{int}$  create resistor divider. The divider ratio should be chosen with respect to *V*DMG(th) value, which is important for proper end of

demagnetization detection. Resistance of external resistor  $R_1$  has to be chosen based on maximum current value *I*<sub>DMG,clamp</sub> flowing through the clamp diode.



**Figure 42. Recommended Connection of DMG Pin**

### **Current and Switching Frequency Control**

The improvement of the efficiency during light load and reduction of no−load standby power requires change of the switching frequency and current peak setpoint depending on the state of the load. Therefore, this device implements a current and switching frequency control when the COMP current passes a certain levels.

The current peak control mechanism is clearly described in Figure 43. The switching frequency control is based on interrupting of the switching in Skip mode. Out of the Skip mode, the full switching frequency is setup, but with limiting by the demagnetization detection block. It means, the switching frequency is determined by the application, not by a device itself.



**Figure 43. By Observing the Current on the COMP Pin, the Controller Changes its Current Peak Setpoint and Switching Frequency to Improved Performance at Light Load Conditions**

### **COMP Pin**

Figure [44](#page-17-0) depicts the relationship between COMP pin voltage and current. The COMP pin operates linearly as the absolute value of COMP current  $(I_{\text{COMP}})$  is above 40  $\mu$ A. In

this linear operating range, the dynamic resistance is 17.7 kΩ typically ( $R_{\text{COMP(up)}}$ ) and the effective pull-up voltage is 2.7 V typically ( $\hat{V}_{\text{COMP(REF)}}$ ). When  $I_{\text{COMP}}$  is decreases, the COMP voltage is increased to 3.2 V.

<span id="page-17-0"></span>

**Figure 44. COMP Pin Voltage vs. COMP Current**

### **FB Pin Function**

The portion of the output voltage is connected into the pin. The pin voltage is compared with internal  $V_{REF}$  (3.3 V) using Operation Transconductance Amplifier (Figure 45). The OTAs output is connected to COMP pin. The compensation resistor network is connected to the COMP pin. The current capability of OTA is limited to -150 μA typically. The positive current is defined by internal *R*COMP(up) resistor and *V*COMP(ref) voltage. If FB path loop is broken (i.e. the FB pin is disconnected), an internal current  $I_{\text{FB}}$  (1 µA typ.) will pull up the FB pin and the IC stops switching to avoid uncontrolled output voltage increasing.

#### **Auto−recovery Over−Voltage Protection**

The particular switcher of NCP10970 arrangement offers a simple way to prevent output voltage runaway when the compensation network fails. Therefore, a comparator monitors the VCC pin. If there is an over−voltage condition on the  $C_{VCC}$  capacitor, the controller considers it as an OVP situation. To avoid some unwanted OVP situation, there is implemented filter with time constant  $t_{\rm OVP}$ . If fault is present for whole  $t_{\rm OVP}$  time, the fault is confirmed and the internal pulses are immediately stopped. The controller enters to auto−recovery protection mode, and normal operation will be resumed after *t*recovery time constant. If the fault condition still exists, the device enters to the protection mode again.







**Figure 46. Realization of OVP Protection on VCC Pin**





### **Auto−recovery Short−Circuit Protection**

As soon as  $V_{CC}$  reaches  $V_{CC(on)}$ , drive pulses are internally enabled. If everything is correct, the output voltage rises and starts to supply the VCC capacitor. When the output voltage is not regulated, the current coming through COMP pin is below *I*COMPfault level (40 µA typically), which is not only during the startup period but also anytime an overload situation occurs, an internal error flag is asserted, Ipflag is indicating that the system has reached its maximum current limit setpoint. The assertion of this Ipflag triggers a fault counter  $t<sub>SCP</sub>$  (48 ms typically). If Ipflag remains asserted when the *t*<sub>SCP</sub> counter elapses, all driving pulses are stopped and in *t*recovery duration (about 400 ms). A new attempt to re−start occurs and will last 48 ms providing the fault is still present. When the fault disappears, the power supply quickly resumes operation. Figure 48 depicts this particular mode.



**via a Low Frequency Burst Mode. The VCC is Maintained by the DSS Function of the Start−up Current Source**

### **Start−up Sequence of Low Voltage Section**

The switcher starts switching when the supply voltage  $V_{\text{CC}}$  reaches  $V_{\text{CC(on)}}$  level and therefore the output voltage of the switcher is ramping−up. The supply pin VCCLV of the low voltage section is connected to the switcher output voltage. When the  $V_{\text{CCLV}}$  voltage reaches the  $V_{\text{CCLV(on)}}$ level, the switch SWINT is active to ramp−up the *V*RAW

voltage to its nominal value given by a  $V_{SW(INT),H}$ . During this start–up sequence is active the switch  $SW_{INT}$  only, i.e. the switch  $SW_{VCCLV}$  is blocked until the  $V_{RAW}$  voltage reaches the  $V_{SW(INT),H}$  voltage level. The LDO output voltage is ramping−up after the *V*RAW reaches its nominal value to achieve smooth and linear rise ramp of this voltage. Figure [49](#page-19-0) shows the operation during start−up sequence.

<span id="page-19-0"></span>

**Figure 49. Startup Waveforms of the Switcher and Low Voltage Section with LDO**

### **Steady−state and Transient Operation of Switcher and LDO**

During steady−state operation, the switch SWINT is switching to supply the LDO. If this energy delivering is not enough, there is a switch  $SW_{VCCLV}$ , which can supply the LDO from the output capacitor connected to switcher output rail. The switch  $SW_{VCCLV}$  is turned–on especially during transient states. Figure 50 shows the behavior of the switches during steady state and transient state, when the LDO output rail is heavy loaded. Both switches are turned–on when the *V*<sub>RAW</sub> voltage touches the turn–on voltage reference, i.e.  $V_{SW(INT),L}$  and  $V_{SW(VCCLV),L}$ , and turned−off when the VRAW voltage touches turn−off voltage reference *V*SW(VCCLV),H and *V*SW(INT),H.



**Figure 50. Steady State Waveforms of the Switcher and Low Voltage Section with LDO**

### **Power−down Operation of Switcher and LDO**

This operation mode is showing the behavior of the controller when the input HV voltage is unplugged. When the input voltage is no longer present, the energy for LDO

cannot be ensured through INT switch, so the energy is transferred from capacitor on switcher output voltage rail through VCCLV switch. Figure [51](#page-20-0) shows the behavior of the switches during power−down.

<span id="page-20-0"></span>

**Figure 51. Power−down Behavior of the Switcher and Low Voltage Section with LDO**

#### **Linear Regulator**

The integrated LDO regulator is an NMOS type for better output stability. The output voltage is fixed 3.3 V or 5 V based on chosen version (see ordering information table on page [22\)](#page-21-0) and output current is limited to 260 mA  $\omega$  $T_J = 25\degree C$  as a short–circuit protection of LDO output.

The input voltage of LDO regulator is  $V_{\rm RAW}$  voltage and the LDO is supplied from  $V_{\text{CCLV}}$  voltage.

#### **Comparator**

The input of this circuitry is CMPIN pin, which is biased by a current source during all operational conditions. Comparator connected to the CMPIN pin turns−on and off the internal MOSFET transistor connected to COMPOUT pin – this pin is open−drain. The Speed of the Comparator is determined by the active or standby of the IC, i.e. the Comparator is in standby mode when the STBY pin is grounded. Standby mode affects the propagation delay  $t_{\text{del}}$ of the comparator.

Over−temperature detection is based on pull−down PTC thermistor connected to CMPIN pin. Internal current source force the current value  $I_{ref1} = 120 \mu A$  through the PTC. If the over−temperature condition appears, the resistance of the PTC thermistor increases, i.e. the sensed voltage reaches the value  $V_{\text{stop}} = 1$  V and the comparator turned–on the internal MOSFET, which force the CMPOUT pin to the Low state. The de–bouncing time constants  $t_{\text{del}1}$  = 50 µs and  $t_{\text{del2}} = 10$  µs on comparator output can be implemented as an option. The CMPOUT pin goes back to High Z state, when the sensed voltage on PTC decreases below the value  $V_{\text{restart}} = 0.8$  V. Figure 52 shows the comparator operation with/without de−bouncing filter based on input voltage on CMPIN pin.



**Figure 52. Over−temperature/Over−current Detection with/without De−bouncing Filter**

<span id="page-21-0"></span>The CMPOUT pin is forced low during startup independently of voltage on CMPIN pin when the supply voltage is between 2.5 V and  $V_{\text{CMP(on)}} = 4.4$  V. When the supply voltage  $V_{\text{CCLV}}$  touches the  $V_{\text{CMP(0n)}} = 4.4$  V level, the CMPOUT pin is forced low or keep in High Z state based on input voltage on CMPIN pin. If the CMPIN voltage is above 0.8 V when the  $V_{\text{CCLV}}$  touches the  $V_{\text{CMP}(on)}$  level, the CMPOUT pin is forced to low.

The internal current source  $I_{ref1}$  has its nominal value when supply voltage  $V_{\text{CCLV}}$  is above 3.7 V. Figure 53 shows the behavior of the comparator based on supply voltage  $V$ CCLV.



**Figure 53. Operational Condition of the Comparator Based on Supply Voltage**

### **Thermal Shutdown**

Internal TSD protects the silicon against self−destruction due to high temperature. If the temperature on silicon reaches 160°C typically, LDO output and input of over−temperature detection are disabled. The CMPOUT pin is set to Low state as an indication of the over−temperature condition. All components are enabled again when the silicon temperature fall by 20°C.

### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





