# 300 mA, Very Low Dropout Bias Rail CMOS Voltage Regulator

The NCP130 is a 300 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage ( $V_{BIAS}$ ). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP130 features low  $I_Q$  consumption. The XDFN6 1.2 mm x 1.2 mm package is optimized for use in space constrained applications.

#### **Features**

Input Voltage Range: 0.8 V to 5.5 V
Bias Voltage Range: 2.4 V to 5.5 V

• Fixed Output Voltage Device

• Output Voltage Range: 0.8 V to 2.1 V

• ±1.5% Accuracy over Temperature, 0.5% V<sub>OUT</sub> @ 25°C

• Ultra-Low Dropout: 150 mV Maximum at 300 mA

• Very Low Bias Input Current of Typ. 80 μA

Very Low Bias Input Current in Disable Mode: Typ. 0.5 μA

• Logic Level Enable Input for ON/OFF Control

• Output Active Discharge Option Available


• Stable with a 1 µF Ceramic Capacitor

• Available in XDFN6 – 1.2 mm x 1.2 mm x 0.37 mm Package

 These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# **Typical Applications**

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders



**Figure 1. Typical Application Schematics** 



# ON Semiconductor™

www.onsemi.com

# MARKING DIAGRAM




XDFN6 CASE 711AT



XX = Specific Device Code


M = Date Code

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 8 of this data sheet.



<sup>\*</sup>Active output discharge function is present only in NCP130AMXyyyTCG devices. yyy denotes the particular output voltage option.

Figure 2. Simplified Schematic Block Diagram

# PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	OUT	Regulated Output Voltage pin
2	N/C	Not internally connected
3	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
4	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.
5	GND	Ground pin
6	IN	Input Voltage Supply pin
Pad		Should be soldered to the ground plane for increased thermal performance.

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 to 6	V
Output Voltage	V <sub>OUT</sub>	$-0.3$ to $(V_{IN}+0.3) \le 6$	V
Chip Enable and Bias Input	V <sub>EN</sub> , V <sub>BIAS</sub>	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	s
Maximum Junction Temperature	TJ	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
- This device series incorporates ESD protection (except OUT pin) and is tested by the following methods: ESD Human Body Model tested per EIA/JESD22–A114

ESD Machine Model tested per EIA/JESD22-A115

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN6 1.2 mm x 1.2 mm Thermal Resistance	e, Junction–to–Air R <sub>0JA</sub>	170	°C/W

# **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$ ;  $\text{V}_{\text{BIAS}} = 2.7 \text{ V}$  or  $(\text{V}_{\text{OUT}} + 1.6 \text{ V})$ , whichever is greater,  $\text{V}_{\text{IN}} = \text{V}_{\text{OUT}(\text{NOM})} + 0.3 \text{ V}$ ,  $\text{I}_{\text{OUT}} = 1 \text{ mA}$ ,  $\text{V}_{\text{EN}} = 1 \text{ V}$ , unless otherwise noted.  $\text{C}_{\text{IN}} = 1 \, \mu\text{F}$ ,  $\text{C}_{\text{BIAS}} = 0.1 \, \mu\text{F}$ ,  $\text{C}_{\text{OUT}} = 1 \, \mu\text{F}$  (effective capacitance) (Note 3). Typical values are at  $\text{T}_{\text{J}} = +25^{\circ}\text{C}$ . Min/Max values are for  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$  unless otherwise noted. (Note 4)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range		V <sub>IN</sub>	V <sub>OUT</sub> +V <sub>DO</sub>		5.5	V
Operating Bias Voltage Range		V <sub>BIAS</sub>	(V <sub>OUT</sub> +1.35) ≥2.4		5.5	V
Undervoltage Lock-out	V <sub>BIAS</sub> Rising Hysteresis	UVLO		1.6 0.2		V
Output Voltage Accuracy	$-40^{\circ}C \leq T_{J} \leq 85^{\circ}C,~V_{OUT(NOM)} + 0.3~V \leq V_{IN} \leq 5.0~V,~2.7~V~or~(V_{OUT(NOM)} + 1.6~V),~whichever~is~greater~<~V_{BIAS} < 5.5~V,~1~mA < I_{OUT} < 300~mA$	V <sub>OUT</sub>	<b>-1.5</b>		+1.5	%
Output Voltage Accuracy		V <sub>ОПТ</sub>		±0.5		%
V <sub>IN</sub> Line Regulation	$V_{OUT(NOM)} + 0.3 \text{ V} \le V_{IN} \le 5.0 \text{ V}$	Line <sub>Reg</sub>		0.01		%/V
V <sub>BIAS</sub> Line Regulation	2.7 V or (V <sub>OUT(NOM)</sub> + 1.6 V), whichever is greater < V <sub>BIAS &lt;</sub> 5.5 V	Line <sub>Reg</sub>		0.01		%/V
Load Regulation	I <sub>OUT</sub> = 1 mA to 300 mA	Load <sub>Reg</sub>		1.5		mV
V <sub>IN</sub> Dropout Voltage	I <sub>OUT</sub> = 300 mA (Note 5)	$V_{DO}$		75	150	mV
V <sub>BIAS</sub> Dropout Voltage	I <sub>OUT</sub> = 300 mA, V <sub>IN</sub> = V <sub>BIAS</sub> (Note 5)	$V_{DO}$		1.1	1.4	V
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	I <sub>CL</sub>	400	550	850	mA
Bias Pin Operating Current	V <sub>BIAS</sub> = 2.7 V	I <sub>BIAS</sub>		80	110	μΑ
Bias Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>BIAS(DIS)</sub>		0.5	1	μΑ
Vinput Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>VIN(DIS)</sub>		0.5	1	μΑ
EN Pin Threshold	EN Input Voltage "H"	V <sub>EN(H)</sub>	0.9			V
Voltage	EN Input Voltage "L"	V <sub>EN(L)</sub>			0.4	1
EN Pull Down Current	V <sub>EN</sub> = 5.5 V	I <sub>EN</sub>		0.3	1.0	μΑ
Turn-On Time	$C_{OUT}$ = 1 $\mu$ F, From assertion of $V_{EN}$ to $V_{OUT}$ = 98% $V_{OUT(NOM)}$ , $V_{OUT(NOM)}$ = 1.05 $V$	t <sub>ON</sub>		150		μs
Power Supply Rejection Ratio	$V_{IN}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 300 mA, $V_{IN} \ge V_{OUT}$ +0.5 V	PSRR(V <sub>IN</sub> )		65		dB
	$V_{BIAS}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 300 mA, $VIN \ge V_{OUT}$ +0.5 V	PSRR(V <sub>BIAS</sub> )		80		dB
Output Noise Voltage	$V_{IN} = V_{OUT} + 0.5 \text{ V}, V_{OUT(NOM)} = 1.05 \text{ V},$ f = 10 Hz to 100 kHz	V <sub>N</sub>		40		$\mu V_{RMS}$
Thermal Shutdown	Temperature increasing			160		°C
Threshold	Temperature decreasing			140		1
Output Discharge Pull-Down	$V_{EN} \le 0.4 \text{ V}, V_{OUT} = 0.5 \text{ V},$ NCP130A options only	R <sub>DISCH</sub>		150		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>3.</sup> Effective capacitance, including the effect of DC bias, tolerance and temperature. See the Application Information section for more information.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

<sup>5.</sup> Dropout voltage is characterized when V<sub>OUT</sub> falls 3% below V<sub>OUT(NOM)</sub>.

# **APPLICATIONS INFORMATION**





Figure 3. Typical Application: Low-Voltage Post-Regulator with ON/OFF functionality

# TYPICAL CHARACTERISTICS


At T<sub>J</sub> = +25°C, V<sub>IN</sub> = V<sub>OUT(TYP)</sub> + 0.3 V, V<sub>BIAS</sub> = 2.7 V, V<sub>EN</sub> = V<sub>BIAS</sub>, V<sub>OUT(NOM)</sub> = 1.05 V, I<sub>OUT</sub> = 300 mA, C<sub>IN</sub> = 1  $\mu$ F, C<sub>BIAS</sub> = 0.1  $\mu$ F, and C<sub>OUT</sub> = 1  $\mu$ F (effective capacitance), unless otherwise noted.



300 V<sub>DO</sub> (V<sub>IN</sub> – V<sub>OUT</sub>) DROPOUT VOLTAGE (mV)  $I_{OUT} = 300 \text{ mA}$ 250 200 150 +125°C +85°C +25°C 100 –40°C 50 1.0 2.5 3.0 4.5 0.5 1.5 2.0 3.5 4.0 V<sub>BIAS</sub> - V<sub>OUT</sub> (V)

Figure 4.  $V_{IN}$  Dropout Voltage vs.  $I_{OUT}$  and Temperature  $T_J$ 

Figure 5.  $V_{IN}$  Dropout Voltage vs. ( $V_{BIAS}$  –  $V_{OUT}$ ) and Temperature  $T_J$ 







Figure 6.  $V_{IN}$  Dropout Voltage vs. ( $V_{BIAS}$  –  $V_{OUT}$ ) and Temperature  $T_J$ 

Figure 7. V<sub>BIAS</sub> Dropout Voltage vs. I<sub>OUT</sub> and Temperature T<sub>J</sub>






Figure 8. BIAS Pin Current vs.  $I_{OUT}$  and Temperature  $T_J$ 

Figure 9. BIAS Pin Current vs. V<sub>BIAS</sub> and Temperature T<sub>J</sub>

# **TYPICAL CHARACTERISTICS**

At T<sub>J</sub> = +25°C, V<sub>IN</sub> = V<sub>OUT(TYP)</sub> + 0.3 V, V<sub>BIAS</sub> = 2.7 V, V<sub>EN</sub> = V<sub>BIAS</sub>, V<sub>OUT(NOM)</sub> = 1.05 V, I<sub>OUT</sub> = 300 mA, C<sub>IN</sub> = 1  $\mu$ F, C<sub>BIAS</sub> = 0.1  $\mu$ F, and C<sub>OUT</sub> = 1  $\mu$ F (effective capacitance), unless otherwise noted.




Figure 10. Current Limit vs. ( $V_{BIAS} - V_{OUT}$ )

#### **APPLICATIONS INFORMATION**

The NCP130 dual—rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{\rm IN}$  voltage. All the low current internal controll circuitry is powered from the  $V_{\rm BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike a PMOS topology devices, the output capacitor has reduced impact on loop stability.  $V_{IN}$  to  $V_{OUT}$  operating voltage difference can be very low compared with standard PMOS regulators in very low  $V_{IN}$  applications.

The NCP130 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis.

NCP130 is a Fixed Voltage linear regulator.

#### **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{OUT}$  regulator output, there are two Dropout voltages specified.

The first, the  $V_{IN}$  Dropout voltage is the voltage difference  $(V_{IN}-V_{OUT})$  when  $V_{OUT}$  starts to decrease by percents specified in the Electrical Characteristics table.  $V_{BIAS}$  is high enough, specific value is published in the Electrical Characteristics table.

The second,  $V_{BIAS}$  dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) when  $V_{IN}$  and  $V_{BIAS}$  pins are joined together and  $V_{OUT}$  starts to decrease.

# **Input and Output Capacitors**

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 1  $\mu F$  to 10  $\mu F$ . The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN}=1~\mu F$  and  $C_{BIAS}=0.1~\mu F$  or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP130 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

#### **Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to  $V_{\rm IN}$  or  $V_{\rm BIAS}$ .

# **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

# **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

# **ORDERING INFORMATION**

Device	Nominal Output Voltage	Marking	Marking Rotation	Option	Package	Shipping <sup>†</sup>
NCP130AMX080TCG	0.80 V	Q	180°			
NCP130AMX090TCG	0.90 V	EA	No rotation			
NCP130AMX100TCG	1.00 V	EC	No rotation			
NCP130AMX105TCG	1.05 V	R	180°			
NCP130AMX110TCG	1.10 V	Т	180°			
NCP130AMX115TCG	1.15 V	V	180°	Output Active Discharge		
NCP130AMX120TCG	1.20 V	Υ	180°			
NCP130AMX150TCG	1.50 V	2	180°			
NCP130AMX170TCG	1.70 V	ED	No rotation		XDFN6 (Pb-Free)	2000 / Tana & Daal
NCP130AMX180TCG	1.80 V	3	180°			
NCP130AMX210TCG	2.10 V	4	180°			
NCP130BMX080TCG	0.80 V	Q	270°			(Pb-Free)
NCP130BMX090TCG	0.90 V	HA	No rotation			
NCP130BMX100TCG	1.00 V	HC	No rotation			
NCP130BMX105TCG	1.05 V	R	270°			
NCP130BMX110TCG	1.10 V	Т	270°			
NCP130BMX115TCG	1.15 V	V	270°	Non-Active Discharge	Non-Active Discharge	
NCP130BMX120TCG	1.20 V	Y	270°			
NCP130BMX150TCG	1.50 V	2	270°			
NCP130BMX170TCG	1.70 V	HD	No rotation			
NCP130BMX180TCG	1.80 V	3	270°			
NCP130BMX210TCG	2.10 V	4	270°			


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON sales representative





# XDFN6 1.20x1.20, 0.40P CASE 711AT ISSUE C

**DATE 04 DEC 2015** 











**DETAIL A** OPTIONAL CONSTRUCTION

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO THE PLATED TERMINALS.
- COPLANARITY APPLIES TO THE PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	TYP	MAX		
Α	0.30	0.37	0.45		
A1	0.00	0.03	0.05		
b	0.13	0.18	0.23		
D	1.15	1.20	1.25		
D2	0.84	0.94	1.04		
E	1.15	1.20	1.25		
E2	0.20	0.30	0.40		
е	0.40 BSC				
L	0.15	0.20	0.25		
L1	0.00	0.05	0.10		

# **GENERIC MARKING DIAGRAM\***




XX = Specific Device Code = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "

# ", may or may not be present.

# **RECOMMENDED MOUNTING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DECODIBIION	XDFN6, 1.20 X 1.20, 0.40P	· · ·	PAGE 1 OF 1	
DOCUMENT NUMBER:	98AON76141F	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.