# onsemi

# Quasi-Resonant Flyback Controller, High Frequency

# NCP1342

The NCP1342 is a highly integrated quasi-resonant flyback controller suitable for designing high-performance off-line power converters. With an integrated active X2 capacitor discharge feature, the NCP1342 can enable no-load power consumption below 30 mW.

The NCP1342 features a proprietary valley–lockout circuitry, ensuring stable valley switching. This system works down to the 6<sup>th</sup> valley and transitions to frequency foldback mode to reduce switching losses. As the load decreases further, the NCP1342 enters quiet–skip mode to manage the power delivery while minimizing acoustic noise.

To ensure light load performance with high frequency designs, the NCP1342 incorporates Rapid Frequency Foldback with Minimum Peak Current Modulation to reduce the switching frequency quickly. To help ensure converter ruggedness, the NCP1342 implements several key protective features such as internal brownout detection, a non-dissipative Over Power Protection (OPP) for constant maximum output power regardless of input voltage, a latched overvoltage and NTC-ready overtemperature protection through a dedicated pin, and line removal detection to safely discharge the X2 capacitors when the ac line is removed.

#### Features


- Integrated High-Voltage Startup Circuit with Brownout Detection
- Integrated X2 Capacitor Discharge Capability
- Wide V<sub>CC</sub> Range from 9 V to 28 V
- 28 V V<sub>CC</sub> Overvoltage Protection
- Abnormal Overcurrent Fault Protection for Winding Short Circuit or Saturation Detection
- Internal Temperature Shutdown
- Valley Switching Operation with Valley–Lockout for Noise–Free Operation
- Frequency Foldback with 25 kHz Minimum Frequency Clamp for Increased Efficiency at Light Loads
- Rapid Frequency Foldback for Fast Reduction of Switching Frequency at Light Loads
- Skip Mode with Quiet–Skip Technology for Highest Performance During Light Loads
- Minimized Current Consumption for No Load Power Below 30 mW
- Frequency Jittering for Reduced EMI Signature
- Latching or Auto-Recovery Timer-Based Overload Protection
- Adjustable Overpower Protection (OPP)
- Adjustable Maximum Frequency Clamp
- Fault Pin for Severe Fault Conditions, NTC Compatible for OTP
- 4 ms Soft-Start Timer








SOIC-9 NB D SUFFIX CASE 751BP SOIC-8 NB D SUFFIX CASE 751





#### ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

# TYPICAL APPLICATION SCHEMATIC




Figure 1. NCP1342 8–Pin Typical Application Circuit




Figure 2. NCP1342 9–Pin Typical Application Circuit

NCP1342	Α	В	С	D	E	F*
	OTP/Overload	Jitter Frequency/Amplitude	Quiet-Skip	CS Min	CS Min Shift	Additional
	A – AR/AR	A – 1.55 kHz/75 mV	A – 800 Hz	A – 200 mV	A – 400 mV	-
	B - Latch/AR	B – 1.55 kHz/92 mV	B – 1.2 kHz	B – 150 mV	B – 350 mV	А
	C – AR/Latch	C – 1.55 kHz/55 mV	C – 1.56 kHz	C – 100 mV	C – 300 mV	С
	D - Latch/Latch	D – 1.55 kHz/61 mV	D – Disabled	D – 250 mV	D – 250 mV	D
	E – AR/None	E – 1.3 kHz/75 mV			E – Disabled	E
Device	F - Latch/None	F – 1.3 kHz/92 mV				F
Device		G – 1.3 kHz/55 mV				G
		H – 1.3 kHz/61 mV				Н
		J – 3.9 kHz/75 mV				
		K – 3.9 kHz/92 mV				
		L – 3.9 kHz/55 mV				
		M – 3.9 kHz/61 mV				
		N – Disabled				

#### Table 1. PART NUMBER DECODE – NCP1342ABCDEF

\*Not present in all parts. See Table 2 for details.


#### Table 2. ADDITIONAL PART OPTIONS

F	Description
-	Default Configuration
A	X2 Discharge Disabled, V <sub>BO(stop)</sub> = 84 V, V <sub>BO(start)</sub> = 94 V
D	X2 Discharge Disabled, V <sub>BO(stop)</sub> = 84 V, V <sub>BO(start)</sub> = 94 V, Resettable Overload Timer
E	X2 Discharge Disabled, Brownout Disabled
F	X2 Discharge Disabled, $V_{CC(off)}$ Triggers Autorecovery Timer (t <sub>restart</sub> )
G	X2 Discharge Disabled
Н	V <sub>BO(stop)</sub> = 84 V, V <sub>BO(start)</sub> = 94 V

# Table 3. ORDERING INFORMATION

Part Number	Device Marking	Package	Shipping
NCP1342AMDCCDR2G	1342AMDCC	SOIC-8 NB (Pb-Free)	
NCP1342ANDAAD1R2G	1342ANDAA		
NCP1342DADBDD1R2G	1342DADBD	]	
NCP1342AMDCDAD1R2G	1342AMDCDA	]	
NCP1342AMAACD1R2G	1342AMAAC	]	
NCP1342ANACED1R2G	1342ANACE	]	
NCP1342ANDBDD1R2G	1342ANDBD	]	
NCP1342BKDCDAD1R2G	1342BKDCDA		
NCP1342BMDCDAD1R2G	1342BMDCDA		
NCP1342BMDCDD1R2G	1342BMDCD	SOIC-9 NB (Pb-Free)	2500 / Tape & Reel
NCP1342BMDCDDD1R2G	1342BMDCDD		
NCP1342AMDCDD1R2G	1342AMDCD	]	
NCP1342ANACCED1R2G	1342ANACCE	]	
NCP1342ENACEFD1R2G	1342ENACEF	]	
NCP1342AMDADGD1R2G	1342AMDADG		
NCP1342AMDCDHD1R2G	1342AMDCDH		
NCP1342ENDCEAD1R2G	1342ENDCEA	]	
NCP1342DADBDGD1R2G	1342DADBDG	]	
NCP1342ANDCDD1R2G (In Development)	1342ANDCD	SOIC-9 NB (Pb-Free)	2500 / Tape & Reel

#### FUNCTIONAL BLOCK DIAGRAM



#### **Table 4. PIN FUNCTIONAL DESCRIPTION**

8–Pin	9–Pin	Pin Name	Function
1	1	Fault	The controller enters fault mode if the voltage on this pin is pulled above or below the fault thresholds. A precise pull up current source allows direct interface with an NTC thermistor.
-	2	FMAX	A resistor to ground sets the value for the maximum switching frequency clamp. If this pin is pulled above 4 V, the maximum frequency clamp is disabled.
2	3	FB	Feedback input for the QR Flyback controller. Allows direct connection to an optocoupler.
3	4	ZCD/OPP	A resistor divider from the auxiliary winding to this pin provides input to the demagnetization de- tection comparator and sets the OPP compensation level.
4	5	CS	Input to the cycle-by-cycle current limit comparator.
5	6	GND	Ground reference.
6	7	DRV	This is the drive pin of the circuit. The DRV high-current capability (-0.5 /+0.8 A) makes it suit- able to effectively drive high gate charge power MOSFETs.
7	8	VCC	This pin is the positive supply of the IC. The circuit starts to operate when $V_{CC}$ exceeds 17 V and turns off when $V_{CC}$ goes below 9 V (typical values). After start-up, the operating range is 9 V up to 28 V.
-	9	N/C	Removed for creepage distance.
8	10	HV	This pin is the input for the high voltage startup and brownout detection circuits. It also contains the line removal detection circuit to safely discharge the X2 capacitors when the line is removed.

#### **Table 5. MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
High Voltage Startup Circuit Input Voltage	V <sub>HV(MAX)</sub>	-0.3 to 700	V
High Voltage Startup Circuit Input Current	I <sub>HV(MAX)</sub>	20	mA
Supply Input Voltage	V <sub>CC(MAX)</sub>	-0.3 to 30	V
Supply Input Current	I <sub>CC(MAX)</sub>	30	mA
Supply Input Voltage Slew Rate	dV <sub>CC</sub> /dt	1	V/μs
Fault Input Voltage	V <sub>Fault(MAX)</sub>	–0.3 to V <sub>CC</sub> + 0.7 V	V
Fault Input Current	I <sub>Fault(MAX)</sub>	10	mA
Zero Current Detection and OPP Input Voltage	V <sub>ZCD(MAX)</sub>	–0.3 to V <sub>CC</sub> + 0.7 V	V
Zero Current Detection and OPP Input Current	I <sub>ZCD(MAX)</sub>	-2/+5	mA
Maximum Input Voltage (Other Pins)	V <sub>MAX</sub>	–0.3 to 5.5	V
Maximum Input Current (Other Pins)	I <sub>MAX</sub>	10	mA
Driver Maximum Voltage (Note 1)	V <sub>DRV</sub>	–0.3 to V <sub>DRV(high)</sub>	V
Driver Maximum Current	I <sub>DRV(SRC)</sub> I <sub>DRV(SNK)</sub>	500 800	mA
Operating Junction Temperature	TJ	-40 to 125	°C
Maximum Junction Temperature	T <sub>J(MAX)</sub>	150	°C
Storage Temperature Range	T <sub>STG</sub>	-60 to 150	°C
Power Dissipation ( $T_A = 25^{\circ}C$ , 1 oz. Cu, 42 mm <sup>2</sup> Copper Clad Printed Circuit) DR2G Suffix, SOIC-8 D1R2G Suffix, SOIC-9	P <sub>D(MAX)</sub>	450 330	mW
Thermal Resistance (T <sub>A</sub> = 25°C, 1 oz. Cu, 42 mm <sup>2</sup> Copper Clad Printed Circuit) DR2G Suffix, SOIC–8 D1R2G Suffix, SOIC–9	R <sub>θJA</sub>	225 300	°C/W
ESD Capability Human Body Model per JEDEC Standard JESD22–A114F (All pins except HV) Human Body Model per JEDEC Standard JESD22–A114F (HV Pin) Charge Device Model per JEDEC Standard JESD22–C101F Latch–Up Protection per JEDEC Standard JESD78E		2000 800 1000 ±100	V V V mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Maximum driver voltage is limited by the driver clamp voltage, V<sub>DRV(high)</sub>, when V<sub>CC</sub> exceeds the driver clamp voltage. Otherwise, the maximum driver voltage is V<sub>CC</sub>.

Table 6. ELECTRICAL CHARACTERISTICS: (V <sub>CC</sub> = 12 V, V <sub>HV</sub> = 120 V, V <sub>Fault</sub> = open, V <sub>FB</sub> = 2.4 V, V <sub>CS</sub> = 0 V, V <sub>ZCD</sub> = 0 V, V <sub>FMA</sub>	x
= 0 V, $C_{VCC}$ = 100 nF , $C_{DRV}$ = 100 pF, for typical values $T_J$ = 25°C, for min/max values, $T_J$ is – 40°C to 125°C, unless otherwise noted)	

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
START-UP AND SUPPLY CIRCUITS				-		
Supply Voltage Startup Threshold Discharge Voltage During Line Removal Minimum Operating Voltage Operating Hysteresis	$\label{eq:Vdt} \begin{array}{l} dV/dt = 0.1 \ V/ms \\ V_{CC} \ increasing \\ V_{CC} \ decreasing \\ V_{CC} \ decreasing \\ V_{CC} \ decreasing \\ V_{CC(on)} - V_{CC(off)} \end{array}$	V <sub>CC(on)</sub> V <sub>CC(X2_reg)</sub> V <sub>CC(off)</sub> V <sub>CC(HYS)</sub>	16.0 17.0 8.5 7.5	17.0 18.0 9.0 –	18.0 19.0 9.5 -	V
Internal Latch / Logic Reset Level Transition from I <sub>start1</sub> to I <sub>start2</sub>	$V_{CC}$ decreasing $V_{CC}$ increasing, $I_{HV}$ = 650 $\mu A$	V <sub>CC(reset)</sub> V <sub>CC(inhibit)</sub>	4.5 0.30	6.5 0.70	7.5 1.05	
V <sub>CC(off)</sub> Delay	V <sub>CC</sub> decreasing	t <sub>delay(VCC_off)</sub>	25	32	40	μs
Startup Delay	Delay from V <sub>CC(on)</sub> to DRV Enable	t <sub>delay(start)</sub>	—	-	500	μs
Minimum Voltage for Start-Up Current Source		V <sub>HV(MIN)</sub>	-	-	30	V
Inhibit Current Sourced from $V_{CC}$ Pin	V <sub>cc</sub> = 0 V	I <sub>start1</sub>	0.2	0.5	0.65	mA
Start–Up Current Sourced from $V_{CC}$ Pin	V <sub>cc</sub> = V <sub>cc(on)</sub> − 0.5 V −40°C to 105°C −40°C to 125°C	I <sub>start2</sub>	2.4 2.0	3.75 3.75	5.0 5.0	mA
Start-Up Circuit Off-State Leakage Current	V <sub>HV</sub> = 162.5 V V <sub>HV</sub> = 325 V V <sub>HV</sub> = 700 V	I <sub>HV(off1)</sub> I <sub>HV(off2)</sub> I <sub>HV(off3)</sub>		  	15 20 50	μΑ
Supply Current Fault or Latch Skip Mode (excluding FB current) Operating Current	$V_{CC} = V_{CC(on)} - 0.5 V$ $V_{FB} = 0 V$ $f_{sw} = 50 \text{ kHz}, C_{DRV} = \text{open}$	I <sub>CC1</sub> I <sub>CC2</sub> I <sub>CC3</sub>	- - -	0.115 0.230 1.0	0.250 0.400 1.5	mA
V <sub>CC</sub> Overvoltage Protection Threshold		V <sub>CC(OVP)</sub>	27	28	29	V
V <sub>CC</sub> Overvoltage Protection Delay		$t_{delay(VCC\_OVP)}$	25	32	40	μs
X2 CAPACITOR DISCHARGE (ALL VERSIO	ONS EXCEPT xxxxxA, xxxxxD, xxxxx	E, xxxxxF, xxxxx	G)	1	1	r
Line Voltage Removal Detection Timer		t <sub>line(removal)</sub>	65	100	135	ms
Discharge Timer Duration		t <sub>line(discharge)</sub>	21	32	43	ms
Line Detection Timer Duration		t <sub>line(detect)</sub>	21	32	43	ms
V <sub>CC</sub> Discharge Current	V <sub>CC</sub> = 20 V	I <sub>CC(discharge)</sub>	13	18	23	mA
HV Discharge Level		V <sub>HV(discharge)</sub>	-	-	30	V
BROWNOUT DETECTION (ALL VERSIONS System Start–Up Threshold Other Versions Versions xxxxxA, xxxxxD, xxxxxH	EXCEPT xxxxxE)	V <sub>BO(start)</sub>	107 89	112 94	116 99	V
Brownout Threshold Other Versions Versions xxxxxA, xxxxxD, xxxxxH	V <sub>HV</sub> decreasing	V <sub>BO(stop)</sub>	93 79	98 84	102 89	V
Hysteresis Other Versions Versions xxxxxA, xxxxxD, xxxxxH	V <sub>HV</sub> increasing	V <sub>BO(HYS)</sub>	9.0 6.0	14 10	_	V
Brownout Detection Blanking Time	V <sub>HV</sub> decreasing	t <sub>BO(stop)</sub>	40	70	100	ms
GATE DRIVE						
Rise Time	V <sub>DRV</sub> from 10% to 90%	t <sub>DRV(rise)</sub>	_	20	40	ns
Fall Time	V <sub>DRV</sub> from 90% to 10%	t <sub>DRV(fall)</sub>	=	5	30	ns

2. NTC with R110 = 8.8 k $\Omega$ 

Table 6. ELECTRICAL CHARACTERISTICS: (V <sub>CC</sub> = 12 V, V <sub>HV</sub> = 120 V, V <sub>Fault</sub> = open, V <sub>FB</sub> = 2.4 V, V <sub>CS</sub> = 0 V, V <sub>ZCD</sub> = 0 V, V <sub>FMA</sub>	х
= 0 V, $C_{VCC}$ = 100 nF , $C_{DRV}$ = 100 pF, for typical values $T_J$ = 25°C, for min/max values, $T_J$ is – 40°C to 125°C, unless otherwise noted)	

Characteristics	Conditions	Symbol	Min	Тур	Max	Uni
GATE DRIVE						
Current Capability						mA
Source		IDRV(SRC)	-	500	-	
Sink		IDRV(SNK)	-	800	-	
High State Voltage	$V_{CC} = V_{CC(off)} + 0.2 \text{ V}, \text{ R}_{DRV} = 10 \text{ k}\Omega$	V <sub>DRV(high1)</sub>	8.0	_	_	V
	$V_{CC} = 30 \text{ V}, \text{ R}_{DRV} = 10 \text{ k}\Omega$	V <sub>DRV(high2)</sub>	10	12	14	_
Low Stage Voltage	V <sub>Fault</sub> = 0 V				0.25	V
	VFault = 0 V	V <sub>DRV(low)</sub>	_	_	0.25	v
Open Pin Voltage		V	4.8	5.0	5.1	V
		V <sub>FB(open)</sub>				v
$V_{FB}$ to Internal Current Setpoint Division Ratio		K <sub>FB</sub>	3.7	4.0	4.3	_
Internal Pull-Up Resistor	V <sub>FB</sub> = 0.4 V	R <sub>FB</sub>	17	20	23	kΩ
Valley Thresholds						V
Transition from 1 <sup>st</sup> to 2 <sup>nd</sup> valley	V <sub>FB</sub> decreasing	V <sub>1to2</sub>	1.316	1.400	1.484	l
Transition from 2 <sup>nd</sup> to 3 <sup>rd</sup> valley	V <sub>FB</sub> decreasing	V <sub>2to3</sub>	1.128	1.200	1.272	
Transition from 3 <sup>rd</sup> to 4 <sup>th</sup> valley	V <sub>FB</sub> decreasing	V <sub>3to4</sub>	1.034	1.100	1.166	
Transition from 4 <sup>th</sup> to 5 <sup>th</sup> valley	V <sub>FB</sub> decreasing	V <sub>4to5</sub>	0.940	1.000	1.060	
Transition from 5 <sup>th</sup> to 6 <sup>th</sup> valley	V <sub>FB</sub> decreasing	V <sub>5to6</sub>	0.846	0.900	0.954	
Transition from 6 <sup>th</sup> to 5 <sup>th</sup> valley	V <sub>FB</sub> increasing	V <sub>6to5</sub>	1.410	1.500	1.590	
Transition from 5 <sup>th</sup> to 4 <sup>th</sup> valley	V <sub>FB</sub> increasing	V <sub>5to4</sub>	1.504	1.600	1.696	
Transition from 4 <sup>th</sup> to 3 <sup>rd</sup> valley	V <sub>FB</sub> increasing	V <sub>4to3</sub>	1.598	1.700	1.802	
Transition from 3 <sup>rd</sup> to 2 <sup>nd</sup> valley	V <sub>FB</sub> increasing	V <sub>3to2</sub>	1.692	1.800	1.908	
Transition from 2 <sup>nd</sup> to 1 <sup>st</sup> valley	V <sub>FB</sub> increasing	V <sub>2to1</sub>	1.880	2.000	2.120	
Maximum Frequency Clamp		2101				kH
(9–Pin Versions Only)	V <sub>FMAX</sub> = 0.5 V	f <sub>MAX1</sub>	440	500	560	КП
(0 1 10101010 0))	$V_{FMAX} = 3.5 V$	f <sub>MAX2</sub>	61	70	79	
FMAX Disable Threshold (9-Pin Versions Only)		V <sub>FMAX(disable)</sub>	3.85	4.00	4.15	V
				10		
FMAX Pin Source Current (9–Pin Versions Only)		I <sub>FMAX</sub>	9.0	10	11	μA
Maximum On Time		t <sub>on(MAX)</sub>	28	32	40	μs
DEMAGNETIZATION INPUT						
ZCD threshold voltage	V <sub>ZCD</sub> decreasing	V <sub>ZCD(trig)</sub>	35	60	90	m۱
ZCD hysteresis	V <sub>ZCD</sub> increasing	V <sub>ZCD(HYS)</sub>	15	25	55	m\
Demagnetization Propagation Delay	$V_{ZCD}$ step from 4.0 V to $-0.3$ V	t <sub>demag</sub>	-	80	250	ns
ZCD Clamp Voltage						V
Positive Clamp	$I_{QZCD} = 5.0 \text{ mA}$	V <sub>ZCD(MAX)</sub>	12.4	12.7	13	
Negative Clamp	$I_{QZCD} = -2.0 \text{ mA}$	V <sub>ZCD(MIN)</sub>	-0.9	-0.7	0	
Blanking Delay After Turn-Off		t <sub>ZCD(blank)</sub>	600	700	800	ns
Timeout After Last Demagnetization Detection	While in soft-start After soft-start complete	t <sub>(tout1)</sub> t <sub>(tout2)</sub>	80 5.1	100 6.0	120 6.9	μs
CURRENT SENSE		·				
Current Limit Threshold Voltage	V <sub>CS</sub> increasing	V <sub>ILIM1</sub>	0.760	0.800	0.840	V
Leading Edge Blanking Duration	DRV minimum width minus <sup>t</sup> delay(ILIM1)	t <sub>LEB1</sub>	220	265	330	ns
Current Limit Threshold Propagation Delay	Step V <sub>CS</sub> 0 V to V <sub>ILIM1</sub> + 0.5 V,	toole	<u> </u>	95	175	ns
e and an and a second a se	$V_{FB} = 4 V$	t <sub>delay(ILIM1)</sub>			1	l '''

2. NTC with R110 = 8.8 k $\Omega$ 

Table 6. ELECTRICAL CHARACTERISTICS: (V <sub>CC</sub> = 12 V, V <sub>HV</sub> = 120 V, V <sub>Fault</sub> = open, V <sub>FB</sub> = 2.4 V, V <sub>CS</sub> = 0 V, V <sub>ZCD</sub> = 0 V, V <sub>FMAX</sub>	
= 0 V, $C_{VCC}$ = 100 nF , $C_{DRV}$ = 100 pF, for typical values $T_{J}$ = 25°C, for min/max values, $T_{J}$ is – 40°C to 125°C, unless otherwise noted)	

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
CURRENT SENSE						
PWM Comparator Propagation Delay	Step V <sub>CS</sub> 0 V to 0.7 V, V <sub>FB</sub> = 2.4	t <sub>delay(PWM)</sub>	-	125	175	ns
Minimum Peak Current Versions xxxAx Versions xxxBx Versions xxxCx Versions xxxDx		V <sub>CS(MIN)</sub>	170 115 70 215	200 150 100 250	230 185 130 285	mV
Abnormal Overcurrent Fault Threshold	$V_{CS}$ increasing, $V_{FB}$ = 4 V	V <sub>ILIM2</sub>	1.125	1.200	1.275	V
Abnormal Overcurrent Fault Blanking Duration	DRV minimum width minus <sup>t</sup> delay(ILIM2)	t <sub>LEB2</sub>	80	110	140	ns
Abnormal Overcurrent Fault Propagation Delay	Step V <sub>CS</sub> 0 V to V <sub>ILIM2</sub> + 0.5 V, V <sub>FB</sub> = 4 V	t <sub>delay(ILIM2)</sub>	-	80	175	ns
Number of Consecutive Abnormal Overcur- rent Faults to Enter Latch Mode		n <sub>ILIM2</sub>	-	4	-	
Overpower Protection Delay	$V_{CS} dv/dt = 1 V/\mu s$ , measured from $V_{OPP(MAX)}$ to DRV falling edge	t <sub>OPP(delay)</sub>	_	95	175	ns
Overpower Signal Blanking Delay		t <sub>OPP(blank)</sub>	220	280	330	ns
Pull-Up Current Source	$V_{CS} = V_{ILIM2} - 10 \text{ mV}$	I <sub>CS</sub>	0.7	1.0	1.5	μA
JITTERING						
Jitter Frequency Versions xJxxx, xKxxx, xLxxx, xMxxx Versions xAxxx, xBxxx, xCxxx, xDxxx Versions xExxx, xFxxx, xGxxx, xHxxx Versions xNxxx		f <sub>jitter</sub>	3.5 1.43 1.2 -	3.9 1.55 1.3 -	4.2 1.68 1.4 -	kHz
Peak Jitter Voltage Versions xBxxx, xFxxx, xKxxx Versions xAxxx, xExxx, xJxxx Versions xDxxx, xHxxx, xMxxx Versions xCxxx, xGxxx, xLxxx Versions xNxxx		V <sub>jitter</sub>	82 65 52 45 -	92 75 61 55 –	102 85 70 65 -	mV
FAULT PROTECTION						
Soft-Start Period	Measured from $1^{st}$ DRV pulse to V <sub>CS</sub> = V <sub>ILIM1</sub>	<sup>t</sup> SSTART	2.8	4.0	5.0	ms
Flyback Overload Fault Timer Other versions Versions Exxxx, Fxxxx	V <sub>CS</sub> = V <sub>ILIM1</sub>	t <sub>OVLD</sub>	120 -	160 -	200 -	ms
Overvoltage Protection (OVP) Threshold	V <sub>Fault</sub> increasing	V <sub>Fault(OVP)</sub>	2.79	3.00	3.21	V
OVP Detection Delay	V <sub>Fault</sub> increasing	t <sub>delay(OVP)</sub>	22.5	30	37.5	μs
Overtemperature Protection (OTP) Threshold (Note 2)	V <sub>Fault</sub> decreasing	V <sub>Fault(OTP_in)</sub>	380	400	420	mV
Overtemperature Protection (OTP) Exiting Threshold (Note 2)	V <sub>Fault</sub> increasing	V <sub>Fault(OTP_out)</sub>	874	910	966	mV
OTP Detection Delay	V <sub>Fault</sub> decreasing	t <sub>delay(OTP)</sub>	22.5	30	37.5	μs
OTP Pull-Up Current Source	$\begin{array}{l} V_{Fault} = V_{Fault(OTP in)} + 0.2 \text{ V} \\ T_J = 25^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \end{array}$	I <sub>OTP</sub>	43.75	45.00	46.25	μΑ
Fault Input Clamp Voltage		V <sub>Fault(clamp)</sub>	1.15	1.7	2.25	V
Fault Input Clamp Series Resistor		R <sub>Fault(clamp)</sub>	1.32	1.55	1.78	kΩ
Autorecovery Timer		t <sub>restart</sub>	1.8	2.0	2.2	s

2. NTC with R110 = 8.8 k $\Omega$ 

Table 6. ELECTRICAL CHARACTERISTICS: (V <sub>CC</sub> = 12 V, V <sub>HV</sub> = 120 V, V <sub>Fault</sub> = open, V <sub>FB</sub> = 2.4 V, V <sub>CS</sub> = 0 V, V <sub>ZCD</sub> = 0 V, V <sub>FMAX</sub>	
= 0 V, $C_{VCC}$ = 100 nF, $C_{DRV}$ = 100 pF, for typical values $T_J$ = 25°C, for min/max values, $T_J$ is – 40°C to 125°C, unless otherwise noted)	

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
LIGHT/NO LOAD MANAGEMENT		·				
Minimum Frequency Clamp		f <sub>MIN</sub>	21.5	25	27.0	kHz
Dead-Time Added During Frequency Foldback	V <sub>FB</sub> = 400 mV	t <sub>DT(MAX)</sub>	32	-	-	μs
Quiet–Skip Timer Versions xxAxx Versions xxBxx Versions xxCxx Versions xxDxx		t <sub>quiet</sub>	1.18 0.770 0.590 -	1.25 0.833 0.640 -	1.40 0.900 0.690 -	ms
Skip Threshold	V <sub>FB</sub> decreasing	V <sub>skip</sub>	350	400	450	mV
Skip Hysteresis	V <sub>FB</sub> increasing	V <sub>skip(HYS)</sub>	20	50	70	mV
RAPID FREQUENCY FOLDBACK		•				
Minimum Peak Current Shift Versions xxxxA Versions xxxxB Versions xxxxC Versions xxxxD Versions xxxxD Versions xxxxE		V <sub>MPCM(delta)</sub>	340 300 250 200 -	400 350 300 250 -	460 400 350 300 -	mV
Entry Threshold Versions xxxxA, xxxxB, xxxxC, xxxxD Versions xxxxE		V <sub>MPCM(entry)</sub>	780 -	800 -	820 -	mV
Exit Threshold Versions xxxxA, xxxxB, xxxxC, xxxxD Versions xxxxE		V <sub>MPCM(exit)</sub>	730 -	750 -	770 -	mV
Transition Timer Versions xxxxA, xxxxB, xxxxC, xxxxD Versions xxxxE		t <sub>МРСМ</sub>	0.85 -	1.00 _	1.05 _	ms
THERMAL PROTECTION						
Thermal Shutdown	Temperature increasing	T <sub>SHDN</sub>	_	140	_	°C

Thermal Shutdown	Temperature increasing	T <sub>SHDN</sub>	1	140	1	°C
Thermal Shutdown Hysteresis	Temperature decreasing	T <sub>SHDN(HYS)</sub>	1	40	-	°C

2. NTC with R110 = 8.8 k $\Omega$ 

# INTRODUCTION

The NCP1342 implements a quasi-resonant flyback converter utilizing current-mode architecture where the switch-off event is dictated by the peak current. This IC is an ideal candidate where low parts count and cost effectiveness are the key parameters, particularly in ac-dc adapters, open-frame power supplies, etc. The NCP1342 incorporates all the necessary components normally needed in modern power supply designs, bringing several enhancements such as non-dissipative overpower protection (OPP), brownout protection, and frequency reduction management for optimized efficiency over the entire power range. Accounting for the needs of extremely low standby power requirements, the controller features minimized current consumption and includes an automatic X2 capacitor discharge circuit that eliminates the need to install power-consuming resistors across the X2 input capacitors.

- High–Voltage Start–Up Circuit: Low standby power consumption cannot be obtained with the classic resistive start–up circuit. The NCP1342 incorporates a high–voltage current source to provide the necessary current during start–up and then turns off during normal operation.
- Internal Brownout Protection: The ac input voltage is sensed via the high–voltage pin. When this voltage is too low, the NCP1342 stops switching. No restart attempt is made until the ac input voltage is back within its normal range.
- X2-Capacitor Discharge Circuitry: Per the IEC60950 standard, the time constant of the X2 input capacitors and their associated discharge resistors must be less than 1 s in order to avoid electrical shock when the user unplugs the power supply and inadvertently touches the ac input cord terminals. By providing an automatic means to discharge the X2 capacitors, the NCP1342 eliminates the need to install X2 discharge resistors, thus reducing power consumption.
- Quasi-Resonant, Current-Mode Operation: Quasi-Resonant (QR) mode is a highly efficient mode of operation where the MOSFET turn-on is synchronized with the point where its drain-source voltage is at the minimum (valley). A drawback of this mode of operation is that the operating frequency is inversely proportional to the system load. The NCP1342 incorporates a valley lockout (VLO) and frequency foldback technique to eliminate this drawback, thus maximizing the efficiency over the entire power range.
- Valley Lockout: In order to limit the maximum frequency while remaining in QR mode, one would traditionally use a frequency clamp. Unfortunately, this can cause the controller to jump back and forth between two different valleys, which is often undesirable. The

NCP1342 patented VLO circuitry solves this issue by determining the operating valley based on the system load, and locking out other valleys unless a significant change in load occurs.

- **Rapid Frequency Foldback:** As the load continues to decrease, it becomes beneficial to reduce the switching frequency. When the load is light enough, the NCP1342 enters rapid frequency foldback mode. During this mode, the minimum peak current is limited and dead-time is added to the switching cycle, thus reducing the frequency and switching operation to discontinuous conduction mode (DCM). Dead-time continues to be added until skip mode is reached, or the switching frequency reaches its minimum level of 25 kHz.
- Minimum Peak Current Modulation (MPCM): In order to reduce the switching frequency even faster (for high frequency designs), the NCP1342 uses MPCM to increase the minimum peak current during frequency foldback. It also reduces the minimum peak current gradually as the load decreases to ensure optimum skip mode entry.
- Skip Mode: To further improve light or no-load power consumption while avoiding audible noise, the NCP1342 enters skip mode when the operating frequency reaches its minimum value. To avoid acoustic noise, the circuit prevents the switching frequency from decaying below 25 kHz. This allows regulation via bursts of pulses at 25 kHz or greater instead of operating in the audible range.
- **Quiet–Skip:** To further reduce acoustic noise, the NCP1342 incorporates a novel circuit to prevent the skip mode burst period from entering the audible range as well.
- **Internal OPP:** In order to limit power delivery at high line, a scaled version of the negative voltage present on the auxiliary winding during the on-time is routed to the ZCD/OPP pin. This provides the designer with a simple and non-dissipative means to reduce the maximum power capability as the bulk voltage increases.
- Frequency Jittering: In order to reduce the EMI signature, a low frequency triangular voltage waveform is added to the input of the PWM comparator. This helps by spreading out the energy peaks during noise analysis.
- Internal Soft-Start: The NCP1342 includes a 4 ms soft-start to prevent the main power switch from being overly stressed during start-up. Soft-start is activated each time a new startup sequence occurs or during auto-recovery mode.

- **Dedicated Fault Input:** The NCP1342 includes a dedicated fault input. It can be used to sense an overvoltage condition and latch off the controller by pulling the pin above the overvoltage protection (OVP) threshold. The controller is also disabled if the Fault pin is pulled below the overtemperature protection (OTP) threshold. The OTP threshold is configured for use with a NTC thermistor.
- Overload/Short-Circuit Protection: The NCP1342 implements overload protection by limiting the maximum time duration for operation during overload conditions. The overload timer operates whenever the maximum peak current is reached. In addition to this, special circuitry is included to prevent operation in CCM during extreme overloads, such as an output short-circuit.
- Maximum Frequency Clamp: The 9-pin version of NCP1342 includes a maximum frequency clamp. The

clamp can be adjusted via an external resistor from the FMAX Pin to ground. It can also be disabled by pulling the FMAX pin above 4 V.

#### **HIGH VOLTAGE START-UP**

The NCP1342 contains a multi-functional high voltage (HV) pin. While the primary purpose of this pin is to reduce standby power while maintaining a fast start-up time, it also incorporates brownout detection and line removal detection.

The HV pin must be connected directly to the ac line in order for the X2 discharge circuit to function correctly. Line and neutral should be diode "ORed" before connecting to the HV pin as shown in Figure 4. The diodes prevent the pin voltage from going below ground. A resistor in series with the pin should be used to protect the pin during EMC or surge testing. A low value resistor should be used (<5 k $\Omega$ ) to reduce the voltage offset during start–up.




Figure 4. High–Voltage Input Connection

#### Start-up and V<sub>CC</sub> Management

During start–up, the current source turns on and charges the V<sub>CC</sub> capacitor with I<sub>start2</sub> (typically 6 mA). When V<sub>cc</sub> reaches V<sub>CC(on)</sub> (typically 16.0 V), the current source turns off. If the input voltage is not high enough to ensure a proper start–up (i.e. V<sub>HV</sub> has not reached V<sub>BO(start)</sub>), the controller will not start. V<sub>CC</sub> then begins to fall because the controller bias current is at I<sub>CC2</sub> (typically 1 mA) and the auxiliary supply voltage is not present. When V<sub>CC</sub> falls to V<sub>CC(off)</sub> (typically 10.5 V), the current source turns back on and charges V<sub>CC</sub>. This cycle repeats indefinitely until V<sub>HV</sub> reaches V<sub>BO(start)</sub>. Once this occurs, the current source immediately turns on and charges V<sub>CC</sub> to V<sub>CC(on)</sub>, at which point the controller starts (see Figure 6).

When  $V_{CC}$  is brought below  $V_{CC(inhibit)}$ , the start-up current is reduced to  $I_{start1}$  (typically 0.5 mA). This limits power dissipation on the device in the event that the  $V_{CC}$  pin is shorted to ground. Once  $V_{CC}$  rises back above  $V_{CC(inhibit)}$ , the start-up current returns to  $I_{start2}$ .

Once  $V_{CC}$  reaches  $V_{CC(on)}$ , the controller is enabled and the controller bias current increases to  $I_{CC3}$  (typically 2.0 mA). However, the total bias current is greater than this due to the gate charge of the external switching MOSFET. The increase in  $I_{CC}$  due to the MOSFET is calculated using Equation 1.

$$\Delta I_{\rm CC} = f_{\rm sw} \cdot Q_{\rm G} \cdot 10^{-3} \tag{eq. 1}$$

where  $\Delta I_{CC}$  is the increase in milliamps,  $f_{sw}$  is the switching frequency in kilohertz and  $Q_G$  is the gate charge of the external MOSFET in nanocoulombs.

 $C_{VCC}$  must be sized such that a  $V_{CC}$  voltage greater than  $V_{CC(off)}$  is maintained while the auxiliary supply voltage increases during start–up. If  $C_{VCC}$  is too small,  $V_{CC}$  will fall below  $V_{CC(off)}$  and the controller will turn off before the auxiliary winding supplies the IC. The total  $I_{CC}$  current after the controller is enabled ( $I_{CC3}$  plus  $\Delta I_{CC}$ ) must be considered to correctly size  $C_{VCC}$ .





Figure 5. Start-up Circuitry Block Diagram





#### DRIVER

The NCP1342 maximum supply voltage,  $V_{CC(MAX)}$ , is 28 V. Typical high–voltage MOSFETs have a maximum gate voltage rating of 20 V. The DRV pin incorporates an active voltage clamp to limit the gate voltage on the external MOSFETs. The DRV voltage clamp,  $V_{DRV(high)}$  is typically 12 V with a maximum limit of 14 V.

#### **REGULATION CONTROL**

#### Peak Current Control

The NCP1342 is a peak current-mode controller, thus the FB voltage sets the peak current flowing in the transformer and the MOSFET. This is achieved by sensing the MOSFET current across a resistor and applying the resulting voltage ramp to the non-inverting input of the PWM comparator through the CS pin. The current limit threshold is set by applying the FB voltage divided by  $K_{FB}$  (typically 4) to the inverting input of the PWM comparator. When the current sense voltage ramp exceeds this threshold, the output driver is turned off, however, the peak current is affected by several functions (see Figure 7):

The peak current level is clamped during the soft-start phase. The setpoint is actually limited by a clamp level ramping from 0 to 0.8 V within 4 ms.

In addition to the PWM comparator, a dedicated comparator monitors the current sense voltage, and if it reaches the maximum value,  $V_{ILIM}$  (typically 800 mV), the gate driver is turned off and the overload timer is enabled. This occurs even if the limit imposed by the feedback voltage is higher than  $V_{ILIM1}$ . Due to the parasitic capacitances of the MOSFET, a large voltage spike often appears on the CS Pin at turn–on. To prevent this spike from falsely triggering the current sense circuit, the current sense signal is blanked for a short period of time,  $t_{LEB1}$  (typically 275 ns), by a leading edge blanking (LEB) circuit. Figure 7 shows the schematic of the current sense circuit.

The peak current is also limitied to a minimum level,  $V_{CS(MIN)}$  (0.2 V, typically). This results in higher efficiency at light loads by increasing the minimum energy delivered per switching cycle, while reducing the overall number of switching cycles during light load.




Figure 7. Current Sense Logic

#### Zero Current Detection

The NCP1342 is a quasi-resonant (QR) flyback controller. While the power switch turn-off is determined by the peak current set by the feedback loop, the switch turn-on is determined by the transformer demagnetization. The demagnetization is detected by monitoring the transformer auxiliary winding voltage.

Turning on the power switch once the transformer is demagnetized has the benefit of reduced switching losses. Once the transformer is demagnetized, the drain voltage starts ringing at a frequency determined by the transformer magnetizing inductance and the drain lump capacitance, eventually settling at the input voltage. A QR flyback controller takes advantage of the drain voltage ringing and turns on the power switch at the drain voltage minimum or "valley" to reduce switching losses and electromagnetic interference (EMI). As shown by Figure 13, a valley is detected once the ZCD pin voltage falls below the demagnetization threshold,  $V_{ZCD(trig)}$ , typically 55 mV. The controller will either switch once the valley is detected or increment the valley counter, depending on the FB voltage.

#### **Overpower Protection**

The average bulk capacitor voltage of the QR flyback varies with the RMS line voltage. Thus, the maximum power capability at high line can be much higher than desired. An integrated overpower protection (OPP) circuit provides a relatively constant output power limit across the input voltage on the bulk capacitor,  $V_{bulk}$ . Since it is a high-voltage rail, directly measuring  $V_{bulk}$  will contribute losses in the sensing network that will greatly impact the standby power consumption. The NCP1342 OPP circuit achieves this without the need for a high-voltage sensing network, and is essentially lossless.




Figure 8. OPP Circuit Schematic




Figure 9. Auxiliary Winding Voltage

Since the auxiliary winding voltage during the power switch on time is a reflection of the input voltage scaled by the primary to auxiliary winding turns ratio,  $N_{P:AUX}$  (see Figure 9), OPP is achieved by scaling down reflected voltage during the on-time and applying it to the ZCD pin as a negative voltage,  $V_{OPP}$ . The voltage is scaled down by a resistor divider comprised of  $R_{OPPU}$  and  $R_{OPPL}$ . The maximum internal current setpoint ( $V_{CS(OPP)}$ ) is simply the sum of  $V_{OPP}$  and the peak current sense threshold,  $V_{ILIM1}$ . Figure 8 shows the schematic for the OPP circuit.

The adjusted peak current limit is calculated using Equation 2. For example, a  $V_{OPP}$  of -150 mV results in a peak current limit of 650 mV in NCP1342.

$$V_{CS(OPP)} = V_{OPP} + V_{ILIM1}$$
 (eq. 2)

To ensure optimal zero–crossing detection, a diode is needed to bypass  $R_{OPPU}$  during the off–time. Equation 3 is used to calculate  $R_{OPPU}$  and  $R_{OPPL}$ .

$$\frac{R_{ZCD} + R_{OPPU}}{R_{OPPL}} = -\frac{N_{P:AUX} \cdot V_{bulk} - V_{OPP}}{V_{OPP}} \quad (eq. 3)$$

 $R_{OPPU}$  is selected once a value is chosen for  $R_{OPPL}$ .  $R_{OPPL}$  is selected large enough such that enough voltage is available for the zero-crossing detection during the off-time. It is recommended to have at least 8 V applied on the ZCD pin for good detection. The maximum voltage is internally clamped to  $V_{CC}$ . The off-time voltage on the ZCD Pin is given by Equation 4.

$$V_{ZCD} = \frac{R_{OPPL}}{R_{ZCD} + R_{OPPL}} \cdot (V_{AUX} - V_{F})$$
(eq. 4)

Where  $V_{AUX}$  is the voltage across the auxiliary winding and  $V_F$  is the D<sub>OPP</sub> forward voltage drop.

The ratio between  $R_{ZCD}$  and  $R_{OPPL}$  is given by Equation 5. It is obtained by combining Equations 3 and 4.

$$\frac{\mathsf{R}_{\mathsf{ZCD}}}{\mathsf{R}_{\mathsf{OPPL}}} = \frac{\mathsf{V}_{\mathsf{AUX}} - \mathsf{V}_{\mathsf{F}} - \mathsf{V}_{\mathsf{ZCD}}}{\mathsf{V}_{\mathsf{ZCD}}} \tag{eq. 5}$$

A design example is shown below: System Parameters:

$$V_{AUX} = 18 V$$
  
 $V_F = 0.6 V$   
 $N_{P:AUX} = 0.18$ 

The ratio between  $R_{ZCD}$  and  $R_{OPPL}$  is calculated using Equation 5 for a minimum  $V_{ZCD}$  of 8 V.

$$\frac{R_{ZCD}}{R_{OPPL}} = \frac{18 \text{ V} - 0.6 \text{ V} - 8 \text{ V}}{8 \text{ V}} = 1.2 \text{ k}\Omega$$

 $R_{ZCD}$  is arbitrarily set to 1 k $\Omega$ .  $R_{OPPL}$  is also set to 1 k $\Omega$  because the ratio between the resistors is close to 1.

The NCP1342 maximum overpower compensation or peak current setpoint reduction is 31.25% for a V<sub>OPP</sub> of -250 mV. We will use this value for the following example:

Substituting values in Equation 3 and solving for  $R_{OPPU}$  we obtain:

$$\begin{split} &\frac{R_{ZCD} + R_{OPPU}}{R_{OPPL}} = \frac{0.18 \cdot 370 \text{ V} - (-0.25 \text{ V})}{-0.25 \text{ V}} = 271 \\ &R_{OPPU} = 271 \cdot R_{OPPL} - R_{ZCD} \\ &R_{OPPU} = 271 \cdot 1 \text{ k}\Omega - 1 \text{ k}\Omega = 270 \text{ k}\Omega \end{split}$$

For optimum performance over temperature, it is recommended to keep  $R_{OPPL}$  below 3 k $\Omega$ .

#### Soft-Start

Soft-start is achieved by ramping up an internal reference,  $V_{SSTART}$ , and comparing it to the current sense signal.  $V_{SSTART}$  ramps up from 0 V once the controller initially powers up. The peak current setpoint is then limited by the  $V_{SSTART}$  ramp resulting in a gradual increase of the switch current during start-up. The soft-start duration,  $t_{SSTART}$ , is typically 4 ms.

During startup, demagnetization phases are long and difficult to detect since the auxiliary winding voltage is very small. In this condition, the 6  $\mu$ s steady–state timeout is generally shorter than the inductor demagnetization period. If it is used to restart a switching cycle, it can cause operation

in CCM for several cycles until the voltage on the ZCD pin is high enough to prevent the timer from running. Therefore, a longer timeout period,  $t_{tout1}$  (typically 100 µs), is used during soft–start to prevent CCM operation.

#### **Frequency Jittering**

In order to help meet stringent EMI requirements, the NCP1342 features frequency jittering to average the energy peaks over the EMI frequency range. As shown in Figure 10, the function consists of summing a triangular wave of amplitude  $V_{jitter}$  and frequency  $f_{jitter}$  with the CS signal immediately before the PWM comparator. This current acts to modulate the on-time and hence the operation frequency.




Figure 10. Jitter Implementation


Since the jittering function modulates the peak current level, the FB signal will attempt to compensate for this effect in order to limit the output voltage ripple. Therefore, the bandwidth of the feedback loop must be well below the jitter frequency, or the jitter function will be filtered by the loop.

Due to the minimum peak current, the effect of the jittering circuit will not be seen during frequency foldback mode.

#### **Maximum Frequency Clamp**

All 9–pin versions of the NCP1342 include an adjustable maximum frequency clamp via an external resistor from the FMAX Pin to ground. It can also be disabled by pulling the FMAX pin above 4 V. The maximum frequency can be programmed using Equation 6, and is shown in Figure 11.

$$F_{SW(MAX)} = \frac{261 \text{ kHz} * 1 \text{ V}}{\text{R}_{FMAX} * 10 \,\mu\text{A}} \qquad (eq. 6)$$



#### LIGHT LOAD MANAGEMENT

#### Valley Lockout Operation

The operating frequency of a traditional QR flyback controller is inversely proportional to the system load. In other words, a load reduction increases the operating frequency. A maximum frequency clamp can be useful to limit the operating frequency range. However, when used by itself, such an approach often causes instabilities since when this clamp is active, the controller tends to jump (or hesitate) between two valleys, thus generating audible noise.

Instead, the NCP1342 also incorporates a patented valley lockout (VLO) circuitry to eliminate valley jumping. Once

a valley is selected, the controller stays locked in this valley until the output power changes significantly. This technique extends the QR mode operation over a wider output power range while maintaining good efficiency and limiting the maximum operating frequency.

The operating valley (1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup>, 4<sup>th</sup>, 5<sup>th</sup> or 6<sup>th</sup>) is determined by the FB voltage. An internal counter increments each time a valley is detected by the ZCD/OPP Pin. Figure 12 shows a typical frequency characteristic obtainable at low line in a 65 W application.




Figure 12. Valley Lockout Frequency vs. Output Power

When an "n" valley is asserted by the valley selection circuitry, the controller is locked in this valley until the FB voltage decreases to the lower threshold ("n+1" valley activates) or increases to the "n valley threshold" + 600 mV ("n-1" valley activates). The regulation loop adjusts the peak current to deliver the necessary output power. Each valley selection comparator features a 600 mV hysteresis that helps stabilize operation despite the FB voltage swing produced by the regulation loop.

FB F	alling	FB R	ising
1 <sup>st</sup> to 2 <sup>nd</sup> valley	1.400 V	2 <sup>nd</sup> to 1 <sup>st</sup> valley	2.000 V
2 <sup>nd</sup> to 3 <sup>rd</sup> valley	1.200 V	3 <sup>rd</sup> to 2 <sup>nd</sup> valley	1.800 V
3 <sup>rd</sup> to 4 <sup>th</sup> valley	1.100 V	4 <sup>th</sup> to 3 <sup>rd</sup> valley	1.700 V
4 <sup>th</sup> to 5 <sup>th</sup> valley	1.000 V	5 <sup>th</sup> to 4 <sup>th</sup> valley	1.600 V
5 <sup>th</sup> to 6 <sup>th</sup> valley	0.900 V	6 <sup>th</sup> to 5 <sup>th</sup> valley	1.500 V

Table 7. VALLEY FB THRESHOLDS (typical values)

#### Valley Timeout

In case of extremely damped oscillations, the ZCD comparator may not be able to detect the valleys. In this condition, drive pulses will stop while the controller waits for the next valley or ZCD event. The NCP1342 ensures continued operation by incorporating a maximum timeout period after the last demagnetization detection. The timeout

signal acts as a substitute for the ZCD signal to the valley counter. Figure 13 shows the valley timeout circuit schematic. The steady state timeout period,  $t_{tout2}$ , is set at 6  $\mu$ s (typical) to limit the frequency step.

During startup, the voltage offset added by the OPP diode,  $D_{OPP}$ , prevents the ZCD Comparator from accurately detecting the valleys. In this condition, the steady state

timeout period will be shorter than the inductor demagnetization period causing CCM operation. CCM operation lasts for a few cycles until the voltage on the ZCD pin is high enough to detect the valleys. A longer timeout period,  $t_{tout1}$ , (typically 100 µs) is set during soft–start to limit CCM operation.

In VLO operation, the number of timeout periods are counted instead of valleys when the drain-source voltage oscillations are too damped to be detected. For example, if the FB voltage sets VLO mode to turn on at the fifth valley, and the ZCD ringing is damped such that the ZCD circuit is only able to detect:

- Valleys 1 to 4: the circuit generates a DRV pulse 6 μs (steady-state timeout delay) after the 4<sup>th</sup> valley detection.
- Valleys 1 to 3: the timeout delay must run twice, and the circuit generates a DRV pulse 12 µs after the 3<sup>rd</sup> valley detection.




Figure 13. Valley Timeout Circuitry

#### Rapid Frequency Foldback with Minimum Peak Current Modulation (MPCM)

As the output load decreases (FB voltage decreases), the valleys are incremented from 1 to 6. When the sixth valley is reached and the FB voltage further decreases to  $V_{MPCM(entry)}$  (800 mV typical), the controller enters MPCM and begins frequency foldback (FF). At this point, the minimum peak current is increased by  $V_{MPCM(delta)}$  (400 mV typical). The increase in peak current serves to force the switching frequency to a much lower value, thus improving the efficiency at light loads. During this mode, the controller regulates the power delivery by modulating the switching frequency.

Once in frequency foldback mode, the controller reduces the switching frequency by adding dead-time after the 6<sup>th</sup> valley is detected. This dead-time increases as the FB voltage decreases.

The dead-time circuit is designed to add 0  $\mu$ s dead-time when V<sub>FB</sub> = 0.4 V and linearly increases the total dead-time to t<sub>DT(MAX)</sub> (36  $\mu$ s typical) as V<sub>FB</sub> falls down to 0.4 V. The minimum frequency clamp prevents the switching frequency from dropping below 25 kHz to eliminate the risk of audible noise. Note that the dead-time is not added (it is blanked) until MPCM is engaged to ensure valley switching prior to entering MPCM mode.

In addition to dead-time, the peak current setpoint is linearly reduced as  $V_{FB}$  falls down to 0.4 V. This ensures that the peak current is not too high during the lightest loads, and has the effect of reducing the skip entry power level. Figure 14 shows the MPCM with respect to the feedback voltage, while Figure 15 shows the VLO to FF operation.

To reduce the output power hysteresis between entering and exiting MPCM, the exit threshold ( $V_{MPCM(exit)}$ ) is set slightly below the entry threshold (750 mV typical). A 1 ms timer,  $t_{MPCM}$ , is engaged every time MPCM is entered or exited to prevent oscillations during the operating point transition. If at any time FB falls to skip mode, or rises to 5<sup>th</sup> valley, MPCM will be immediately exited regardless of  $t_{MPCM}$ .





Figure 14. Minimum Peak Current Modulation



#### **Minimum Frequency Clamp and Skip Mode**

As mentioned previously, the circuit prevents the switching frequency from dropping below  $f_{MIN}$  (25 kHz typical). When the switching cycle would be longer than 40  $\mu$ s, the circuit forces a new switching cycle. However, the  $f_{MIN}$  clamp cannot generate a DRV pulse until the demagnetization is completed. In other words, it will not cause operation in CCM.

Since the NCP1342 forces a minimum peak current and a minimum frequency, the power delivery cannot be continuously controlled down to zero. Instead, the circuit starts skipping pulses when the FB voltage drops below the skip level,  $V_{skip}$ , and recovers operation when  $V_{FB}$  exceeds  $V_{skip} + V_{skip(HYS)}$ . This skip–mode method provides an efficient method of control during light loads.

#### Quiet-Skip

To further avoid acoustic noise, the circuit prevents the burst frequency during skip mode from entering the audible range by limiting it to a maximum of 800 Hz. This is achieved via a timer ( $t_{quiet}$ ) that is activated during Quiet–Skip. The start of the next burst cycle is prevented until this timer has expired.

As the output power decreases, the switching frequency decreases. Once it hits 25 kHz, the skip-in threshold is reached and burst mode is entered – switching stops as soon


as the current drive pulses ends – it does not stop immediately.

Once switching stops, FB will rise. As soon as FB crosses the skip-exit threshold, drive pulses will resume, but the controller remains in burst mode. At this point, a 1.25 ms timer,  $t_{quiet}$ , is started together with a count-to-3 counter. The next time the FB voltage drops below the skip-in threshold, drive pulses stop at the end of the current pulse as long as 3 drive pulses have been counted (if not, they do not stop until the end of the 3<sup>rd</sup> pulse). They are not allowed to start again until the timer expires, even if the skip-exit threshold is reached first. It is important to note that the timer will not force the next cycle to begin – i.e. if the natural skip frequency is such that skip-exit is reached after the timer expires, the drive pulses will wait for the skip-exit threshold.

This means that during no-load, there will be a minimum of 3 drive pulses, and the burst-cycle period will likely be much longer than 1.25 ms. This operation helps to improve efficiency at no-load conditions.

In order to exit burst mode, the FB voltage must rise higher than 1 V. If this occurs before  $t_{quiet}$  expires, the drive pulses will resume immediately – i.e. the controller won't wait for the timer to expire. Figure 16 provides an example of how Quiet–Skip works.

NCP1342






# FAULT MANAGEMENT

The NCP1342 contains three separate fault modes. Depending on the type of fault, the device will either latch off, restart when the fault is removed, or resume operation after the auto-recovery timer expires.

#### Latching Faults

Some faults will cause the NCP1342 to latch off. These include the abnormal OCP (AOCP),  $V_{CC}$  OVP, and the

external latch input. When the NCP1342 detects a latching fault, the driver is immediately disabled. The operation during a latching fault is identical to that of a non–latching fault except the controller will not attempt to restart at the next  $V_{CC(on)}$ , even if the fault is removed. In order to clear the latch and resume normal operation,  $V_{CC}$  must first be allowed to drop below  $V_{CC(reset)}$  or a line removal event must be detected. This operation is shown in Figure 17.






#### Non-Latching Faults

When the NCP1342 detects a non-latching fault (brownout or thermal shutdown), the drivers are disabled, and  $V_{CC}$  falls towards  $V_{CC(off)}$  due to the IC internal current consumption. Once  $V_{CC}$  reaches  $V_{CC(off)}$ , the HV current source turns on and  $C_{VCC}$  begins to charge towards  $V_{CC(on)}$ . When  $V_{CC}$ , reaches  $V_{CC(on)}$ , the cycle repeats until the fault is removed. Once the fault is removed, the NCP1342 is

re-enabled when  $V_{CC}$  reaches  $V_{CC(on)}$  according to the initial power-on sequence, provided  $V_{HV}$  is above  $V_{BO(start)}$ . This operation is shown in Figure 18. When  $V_{HV}$  is reaches  $V_{BO(start)}$ ,  $V_{CC}$  immediately charges to  $V_{CC(on)}$ . If  $V_{CC}$  is already above  $V_{CC(on)}$  when the fault is removed, the controller will start immediately as long as  $V_{HV}$  is above  $V_{BO(start)}$ .





#### Auto-recovery Timer Faults

Some faults faults cause the NCP1342 auto-recovery timer to run. If an auto-recovery fault is detected, the gate drive is disabled and the auto-recovery timer,  $t_{autorec}$  (typically 1.2 s), starts. While the auto-recovery timer is

running, the HV current source turns on and off to maintain  $V_{cc}$  between  $V_{cc(off)}$  and  $V_{cc(on)}$ . Once the auto-recovery timer expires, the controller will attempt to start normally at the next  $V_{CC(on)}$  provided  $V_{HV}$  is above  $V_{BO(start)}$ . This operation is shown in Figure 19.




Figure 19. Operation During Auto-Recovery Fault

#### **PROTECTION FEATURES**

#### **Brownout Protection**

A timer is enabled once  $V_{HV}$  drops below its disable threshold,  $V_{BO(stop)}$  (typically 99 V). The controller is disabled if  $V_{HV}$  doesn't exceed  $V_{BO(stop)}$  before the brownout timer,  $t_{BO}$  (typically 54 ms), expires. The timer is set long enough to ignore a two cycle dropout. The timer starts counting once  $V_{HV}$  drops below  $V_{BO(stop)}$ . Figure 20 shows the brownout detector waveforms during a brownout.

When a brownout is detected, the controller stops switching and enters non-latching fault mode (see Figure 18). The HV current source alternatively turns on and off to maintain  $V_{CC}$  between  $V_{CC(on)}$  and  $V_{CC(off)}$  until the input voltage is back above  $V_{BO(start)}$ .




Figure 20. Operation During Brownout

#### time

#### Line Removal Detection and X2 Capacitor Discharge

Safety agency standards require the input filter capacitors to be discharged once the ac line voltage is removed. A resistor network is the most common method to meet this requirement. Unfortunately, the resistor network consumes power across all operating modes and it is a major contributor of input power losses during light–load and no–load conditions.

The NCP1342 eliminates the need for external discharge resistors by integrating active input filter capacitor


discharge circuitry. A novel approach is used to reconfigure the high voltage startup circuit to discharge the input filter capacitors upon removal of the ac line voltage. The line removal detection circuitry is always active to ensure safety compliance.

The line removal is detected by digitally sampling the voltage present at the HV pin, and monitoring the slope.

A timer,  $t_{line(removal)}$  (typically 100 ms), is used to detect when the slope of the input signal is negative or below the resolution level. The timer is reset any time a positive slope is detected. Once the timer expires, a line removal condition is acknowledged initiating an X2 capacitor discharge cycle, and the controller is disabled.

If  $V_{CC}$  is above  $V_{CC(on)}$ , it is first discharged to  $V_{CC(on)}$ . A second timer,  $t_{line(discharge)}$  (typically 32 ms), is used for the time limiting of the discharge phase to protect the device against overheating. Once the discharge phase is complete,  $t_{line(discharge)}$  is reused while the device checks to see if the line voltage is reapplied. During the discharge phase, if  $V_{CC}$  drops to  $V_{CC(on)}$ , it is quickly recharged to  $V_{CC(X2\_reg)}$ . The discharging process is cyclic and continues until the ac line is detected again or the voltage across the X2 capacitor is lower than  $V_{HV(discharge)}$  (30 V maximum). This feature allows the device to discharge large X2 capacitors in the input line filter to a safe level.

It is important to note that the HV pin cannot be connected to any dc voltage due to this feature, i.e. directly to the bulk capacitor.






Figure 22. Line Removal Timing with AC Reapplied

An over temperature protection block monitors the junction temperature during the discharge process to avoid thermal runaway, in particular during open/short pins safety tests. Please note that the X2 discharge capability is also active at all times, including off-mode and before the controller actually starts to pulse (e.g. if the user unplugs the converter during the start-up sequence).

#### **Dedicated Fault Input**

The NCP1342 includes a dedicated fault input accessible via the Fault pin (8–pin and 9–pin versions only). The controller can be latched by pulling up the pin above the upper fault threshold,  $V_{Fault(OVP)}$  (typically 3.0 V). The controller is disabled if the Fault pin voltage is pulled below

the lower fault threshold,  $V_{Fault(OTP_in)}$  (typically 0.4 V). The lower threshold is normally used for detecting an overtemperature fault. The controller operates normally while the Fault pin voltage is maintained within the upper and lower fault thresholds. Figure 23 shows the architecture of the Fault input.

The Fault input signal is filtered to prevent noise from triggering the fault detectors. Upper and lower fault detector blanking delays,  $t_{delay(OVP)}$  and  $t_{delay(OTP)}$ , are both typically 30  $\mu$ s. A fault is detected if the fault condition is asserted for a period longer than the blanking delay.

#### OVP

An active clamp prevents the Fault pin voltage from reaching the upper latch threshold if the pin is open. To reach the upper threshold, the external pull–up current has to be higher than the pull–down capability of the clamp (set by  $R_{Fault(clamp)}$ ) at  $V_{Fault(clamp)}$ ), i.e., approximately 1 mA.

The upper fault threshold is intended to be used for an overvoltage fault using a zener diode and a resistor in series from the auxiliary winding voltage. The controller is latched once  $V_{Fault}$  exceeds  $V_{Fault(OVP)}$ .

Once the controller is latched, it follows the behavior of a latching fault according to Figure 17 and is only reset if  $V_{CC}$  is reduced to  $V_{CC(reset)}$ , or X2 discharge is activated. In the typical application these conditions occur only if the ac voltage is removed from the system.

#### ΟΤΡ

The lower fault threshold is intended to be used to detect an overtemperature fault using an NTC thermistor. A pull up current source,  $I_{Fault(OTP)}$  (typically 45.0 µA), generates a voltage drop across the thermistor. The resistance of the NTC thermistor decreases at higher temperatures resulting in a lower voltage across the thermistor. The controller detects a fault once the thermistor voltage drops below  $V_{Fault(OTP\ in)}.$ 

The controller bias current is reduced during power up by disabling most of the circuit blocks including  $I_{Fault(OTP)}$ . This current source is enabled once  $V_{CC}$  reaches  $V_{CC(on)}$ . A filter capacitor is typically connected between the Fault and GND pins. This will result in a delay before  $V_{Fault}$  reaches its steady state value once  $I_{Fault(OTP)}$  is enabled. Therefore, the lower fault comparator (i.e. overtemperature detection) is ignored during soft–start.

Version A latches off the controller after an overtemperature fault is detected according to Figure 17. In Version B, the controller is re-enabled once the fault is removed such that  $V_{Fault}$  increases above  $V_{Fault(OTP\_out)}$ , the auto-recovery timer expires, and  $V_{CC}$  reaches  $V_{CC(on)}$  as shown in Figure 19.




Figure 23. Fault Pin Internal Schematic

# **Overload Protection**

The overload timer integrates the duration of the overload fault. That is, the timer count increases while the fault is present and reduces its count once it is removed. The overload timer duration,  $t_{OVLD}$ , is typically 160 ms. When the overload timer expires, the controller detects an overload condition does one of the following:

- The controller latches off (version A) or
- Enters a safe, low duty-ratio auto-recovery mode (version B).

Figure 24 shows the overload circuit schematic, while Figure 25 and Figure 26 show operating waveforms for latched and auto-recovery overload conditions.




Figure 24. Overload Circuitry





Figure 25. Latched Overload Operation





#### **Abnormal Overcurrent Protection (AOCP)**

Under some severe fault conditions, like a winding short-circuit, the switch current can increase very rapidly during the on-time. The current sense signal significantly exceeds  $V_{ILIM1}$ , but because the current sense signal is blanked by the LEB circuit during the switch turn-on, the power switch current can become huge and cause severe system damage.

The NCP1342 protects against this fault by adding an additional comparator for Abnormal Overcurrent Fault detection. The current sense signal is blanked with a shorter LEB duration,  $t_{LEB2}$ , typically 125 ns, before applying it to the Abnormal Overcurrent Fault Comparator. The voltage threshold of the comparator,  $V_{ILIM2}$ , typically 1.2 V, is set 50% higher than  $V_{ILIM1}$ , to avoid interference with normal operation. Four consecutive Abnormal Overcurrent faults cause the controller to enter latch mode. The count to 4 provides noise immunity during surge testing. The counter is reset each time a DRV pulse occurs without activating the Fault Overcurrent Comparator.

#### **Current Sense Pin Failure Protection**

A  $1\mu$ A (typically) pull–up current source, I<sub>CS</sub>, pulls up the CS pin to disable the controller if the pin is left open.

Additionally, the maximum on-time,  $t_{on(MAX)}$  (32 µs typically), prevents the MOSFET from staying on permanently if the CS Pin is shorted to GND.

#### **Output Short Circuit Protection**

During an output short-circuit, there is not enough voltage across the secondary winding to demagnetize the

core. Due to the valley timeout feature of the controller, the flux level will quickly walk up until the core saturates. This can cause excessive stress on the primary MOSFET and secondary diode. This is not a problem for the NCP1342, however, because the valley timeout timer is disabled while the ZCD Pin voltage is above the arming threshold. Since the leakage energy is high enough to arm the ZCD trigger, the timeout timer is disabled and the next drive pulse is delayed until demagnetization occurs.


#### V<sub>CC</sub> Overvoltage Protection


An additional comparator on the  $V_{CC}$  pin monitors the  $V_{CC}$  voltage. If VCC exceeds VCC(OVP), the gate drive is disabled and the NCP1342 follows the operation of a latching fault (see Figure 17).


#### **Thermal Shutdown**


An internal thermal shutdown circuit monitors the junction temperature of the controller. The controller is disabled if the junction temperature exceeds the thermal shutdown threshold,  $T_{SHDN}$  (typically 140°C). When a thermal shutdown fault is detected, the controller enters a non–latching fault mode as depicted in Figure 18. The controller restarts at the next  $V_{CC(on)}$  once the junction temperature drops below below  $T_{SHDN}$  by the thermal shutdown hysteresis,  $T_{SHDN(HYS)}$ , typically 40°C.


The thermal shutdown is also cleared if  $V_{CC}$  drops below  $V_{CC(reset)}$ , or a line removal fault is detected. A new power up sequence commences at the next  $V_{CC(on)}$  once all the faults are removed.





















\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor and unarrest of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor makes no warranty, representation or guarantee regarding disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.


8

rights of others.

COLLECTOR, #1

COLLECTOR, #1





details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

marking. Pb-Free indicator, "G<sup>;</sup>, may or not be present.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98AON52301E Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-9 NB PAGE 1 OF 1 ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others