# **LDO Regulator** - Very Low<br>Dropout, CMOS, Bias Rail 700 mA 700 mA

# **NCP136**

The NCP136 is a 700 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage ( $V_{BIAS}$ ). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP136 features low  $I<sub>O</sub>$  consumption. The WLCSP6 1.4 mm x 0.8 mm Chip Scale package is optimized for use in space constrained applications.

### **Features**

- Input Voltage Range:  $V_{\text{OUT}}$  to 5.5 V
- Bias Voltage Range: 2.5 V to 5.5 V
- Fixed or Adjustable Voltage Version Available
- Output Voltage Range: 0.4 V to 1.8 V (Fixed)
- $\pm 1\%$  Accuracy over Temperature, 0.5% V<sub>OUT</sub> @ 25°C
- Ultra−Low Dropout: Typ. 40 mV at 700 mA
- Very Low Bias Input Current of Typ. 80 µA
- Very Low Bias Input Current in Disable Mode: Typ. 0.5 µA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a  $10 \mu$ F Ceramic Capacitor
- Available in WLCSP6 − 1.4 mm x 0.8 mm, 0.4 mm pitch Package
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Battery−powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders



**Figure 1. Typical Application Schematic − Fixed Voltage Version**





#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page [12](#page-11-0) of this data sheet.



**Figure 2. Typical Application Schematic − Adjustable Voltage Version**



**Figure 3. Simplified Schematic Block Diagram**

#### **PIN FUNCTION DESCRIPTION**



#### **ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22−A114

ESD Machine Model tested per EIA/JESD22−A115

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

#### **THERMAL CHARACTERISTICS**



3. This junction−to−ambient thermal resistance under natural convection was derived by thermal simulations based on the JEDEC JESD51 series standards methodology. Only a single device mounted at the center of a high K (2s2p) 80 mm x 80 mm multilayer board with 1−ounce internal planes and 2−ounce copper on top and bottom. Top copper layer has a dedicated 1.6 sqmm copper area.





Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

5. Dropout voltage is characterized when  $\mathsf{V}_{\mathsf{OUT}}$  falls 3% below  $\mathsf{V}_{\mathsf{OUT}(\mathsf{NOM})}.$ 

6. For fixed output voltages below 1.5 V, V<sub>BIAS</sub> dropout does not apply due to a minimum Bias operating voltage of 2.5 V.





Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

#### **TYPICAL CHARACTERISTICS**

At  $T_J = +25^{\circ}$ C,  $V_{IN} = V_{OUT(NOM)} + 0.3$  V,  $V_{BIAS} = 2.8$  V,  $V_{EN} = V_{BIAS}$ ,  $V_{OUT(NOM)} = 1.2$  V,  $I_{OUT} = 700$  mA,  $C_{\sf IN}$  = 4.7 µF,  $C_{\sf BIAS}$  = 1 µF, and  $C_{\sf OUT}$  = 10 µF (effective capacitance), unless otherwise noted.



**Figure 4. V<sub>IN</sub> Dropout Voltage vs. I<sub>OUT</sub> and T<sub>J</sub> Figure 5. V<sub>IN</sub> Dropout Voltage** 



**Figure 6. V<sub>BIAS</sub> Dropout Voltage vs. I<sub>OUT</sub> and T<sub>J</sub> Figure 7. BIAS Pin Current vs. I<sub>OUT</sub> and T<sub>J</sub>** 



**vs. VBIAS − VOUT and TJ**





#### **TYPICAL CHARACTERISTICS** (continued)





**Figure 15. Load Transient Response, I<sub>OUT</sub> = 1 mA to 350 mA in 1 μs, C<sub>OUT</sub> = 10 μF** 

**Figure 14. Load Transient Response, I<sub>OUT</sub> = 1 mA to 350 mA in 1 μs, C<sub>OUT</sub> = 4.7 μF** 

#### **TYPICAL CHARACTERISTICS** (continued)

At  $T_J = +25$ °C,  $V_{IN} = V_{OUT(NOM)} + 0.3$  V,  $V_{BIAS} = 2.8$  V,  $V_{EN} = V_{BIAS}$ ,  $V_{OUT(NOM)} = 1.2$  V,  $I_{OUT} = 700$  mA,  $C_{\sf IN}$  = 4.7 µF,  $C_{\sf BIAS}$  = 1 µF, and  $C_{\sf OUT}$  = 10 µF (effective capacitance), unless otherwise noted.



**Figure 16. Load Transient Response, I<sub>OUT</sub> = 1 mA to 350 mA in 1 μs, C<sub>OUT</sub> = 47 μF** 



**Figure 18. Enable Transient Response, C<sub>OUT</sub> = 10 μF, IOUT = 0 mA − A Option (Normal)**



**Figure 20. Enable Transient Response,**   $C_{\text{OUT}} = 10 \ \mu\text{F}, \ \text{I}_{\text{OUT}} = 0 \ \text{mA} - C \ \text{Option (Slow)}$ 



**Figure 17. Enable Transient Response, C<sub>OUT</sub> = 10 μF, IOUT = 700 mA − A Option (Normal)**



**Figure 19. Enable Transient Response,**   $C<sub>OUT</sub> = 10 <sup>µF</sup>$ , I<sub>OUT</sub> = 700 mA − C Option (Slow)





# **TYPICAL CHARACTERISTICS** (continued)

At  $T_J = +25^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.3$  V,  $V_{BIAS} = 2.8$  V,  $V_{EN} = V_{BIAS}$ ,  $V_{OUT(NOM)} = 1.2$  V,  $I_{OUT} = 700$  mA,  $C_{\sf IN}$  = 4.7 µF,  $C_{\sf BIAS}$  = 1 µF, and  $C_{\sf OUT}$  = 10 µF (effective capacitance), unless otherwise noted.





#### **APPLICATIONS INFORMATION**



**Figure 23. Typical Application: Low−Voltage DC/DC Post−Regulator with ON/OFF Functionality**

The NCP136 dual−rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{IN}$  voltage. All the low current internal control circuitry is powered from the  $V_{BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

The NCP136 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis. NCP136 Voltage linear regulator Fixed version is available.

#### **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{\text{OUT}}$  regulator output, there are two Dropout voltages specified.

The first, the  $V_{IN}$  Dropout voltage is the voltage difference ( $V_{IN} - V_{OUT}$ ) when  $V_{OUT}$  starts to decrease by percent specified in the Electrical Characteristics table. VBIAS is high enough; specific value is published in the Electrical Characteristics table.

The second, V<sub>BIAS</sub> dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) when  $V_{IN}$  and  $V_{BIAS}$  pins are joined together and  $V_{\text{OUT}}$  starts to decrease.

#### **Input and Output Capacitors**

The NCP136 device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 4.7  $\mu$ F to 47  $\mu$ F. The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN} = 1 \mu F$  and  $C_{BIAS} = 0.1 \mu F$ or greater. Ceramic capacitors are recommended**.** For the best performance all the capacitors should be connected to the NCP136 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.



**Figure 24. Typical Application Schematic − Adjustable**

#### **Output Voltage Adjustment**

The required output voltage can be adjusted from 0.4 V to 1.8 V using two external resistors. Typical application schematics is shown in Figure 24. Output voltage is calculated according to equation 1. Generally, any voltage option can used as adjustable, in the equation below  $V_{\text{OUT-ADI}}$  is requested voltage and  $V_{\text{OUT-NOM}}$  is nominal  $V_{\text{OUT}}$  as reference voltage. When resistor's value is in  $k\Omega$ range last term  $(I_{ADJ} \cdot R_1)$  can be omitted because its effect on output voltage accuracy is negligible. In other cases it should be consider especially when tight output voltage accuracy is requested.

$$
V_{OUT-ADJ} = V_{OUT\_NOM} \cdot \left(1 + \frac{R_1}{R_2}\right) + I_{ADJ} \cdot R_1
$$
 (eq. 1)

*Voltage Calculation Example –*  $V_{OUT} = 0.8 V$ *:* 

- a.  $R_1 = R_2 = 5.1$  k $\Omega$ , no (I<sub>FB</sub>  $\times$  R<sub>1</sub>)  $V_{\text{OUT-ADI}} = 0.4 \cdot (1 + 5.1 \text{ k}\Omega/5.1 \text{ k}\Omega) = 0.8 \text{ V}$ Error − 0% b.  $R_1 = R_2 = 5.1$  k $\Omega$  $V_{\text{OUT-ADI}} = 0.4 \cdot (1 + 5.1 \text{ k}\Omega/5.1 \text{ k}\Omega) +$ 
	- $100 \text{ nA} \cdot 5.1 \text{ k}\Omega = 0.80051 \text{ V}$ Error − 0.06%

c. 
$$
R_1 = R_2 = 51 \text{ k}\Omega
$$
  
\n $V_{\text{OUT-ADI}} = 0.4 \cdot (1 + 51 \text{ k}\Omega/51 \text{ k}\Omega) + 100 \text{ nA} \cdot 51 \text{ k}\Omega = 0.8051 \text{ V}$   
\nError  $-0.63\%$ 

It is recommended to keep the total resistance of resistors  $(R1 + R2)$  no greater than a few hundred k $\Omega$ . If total resistance is too big the dynamic performance could get worse due to PCB parasitic capacitance. Big resistors value in combination with parasitic capacitance create low−pass filter and virtually slow−down LDO control loop.

*Output Voltage Example:*



1. To increase power efficiency, current flows through resistor divider can be reduced by multiply all resistor values by 10.

#### **Feed Forward Capacitor CFF**

Feedforward capacitor is recommended to improve PSRR, load transient and noise performance. Recommended value for NCP136 device is about 5.6 nF. The capacitor can also improve LDO stability.

#### <span id="page-11-0"></span>**Enable Operation**

**ORDERING INFORMATION**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. To get the full functionality of Soft Start, it is recommended to turn on the  $V_{IN}$  and  $V_{BIAS}$  supply voltages first and activate the Enable pin no sooner than  $V_{IN}$ and  $V_{BIAS}$  are on their nominal levels. If the enable function is not to be used then the pin should be connected to  $V_{IN}$  or VBIAS.

If the EN pin voltage is  $< 0.4$  V the device is guaranteed to be disabled. The pass transistor is turned off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active (devices with Output Active Discharge feature only) so that the output voltage  $V_{\text{OUT}}$  is pulled down to GND through a 150  $\Omega$  resistor. In the disable state the device consumes as low as typ.  $0.5 \mu A$ from the  $V_{IN}$  and 0.5 µA from  $V_{BIAS}$ . If the EN pin voltage > 0.9 V the device is guaranteed to be enabled. The NCP136 regulates the output voltage and the active discharge transistor is turned off. The EN pin has internal pull−down

current source with typ. value of  $0.3 \mu A$  which assures that the device is turned off when the EN pin is not connected.

#### **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

#### **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated , the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +105°C maximum.



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON Semiconductor sales representative.



**WLCSP6 1.4x0.8x0.33** CASE 567XK ISSUE O

DATE 15 JAN 2019



**NOTES:** 

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.





#### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code  $M = M$ onth Code

\*This information is generic. Please refer to device data sheet for actual part marking. αevice αata sneet for actual part marκing.<br>Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



© Semiconductor Components Industries, LLC, 2018 www.onsemi.com

rights of others.



**WLCSP6 1.4x0.8x0.37** CASE 567YU

DATE 14 NOV 2019













BOTTOM VIEW

#### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code  $M = M$ onth Code

\*This information is generic. Please refer to device data sheet for actual part marking. device data sheet for actual part marking.<br>Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

**NOTES:** 

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 4. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 5. DIMENSION to IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO DATUM C.
- 6. BACKSIDE COATING IS OPTIONAL.





- MOUNTING FOOTPRINT
- For additional information on our Pb-Free<br>strategy and soldering details, please<br>download the IN Semiconductor Soldering and<br>Mounting Techniques Reference Manual,<br>SILDERRM/D.



rights of others.